From owner-svn-src-all@FreeBSD.ORG Fri Jan 22 09:55:13 2010 Return-Path: Delivered-To: svn-src-all@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 76C2A1065692; Fri, 22 Jan 2010 09:55:13 +0000 (UTC) (envelope-from imp@FreeBSD.org) Received: from svn.freebsd.org (svn.freebsd.org [IPv6:2001:4f8:fff6::2c]) by mx1.freebsd.org (Postfix) with ESMTP id 658F18FC1E; Fri, 22 Jan 2010 09:55:13 +0000 (UTC) Received: from svn.freebsd.org (localhost [127.0.0.1]) by svn.freebsd.org (8.14.3/8.14.3) with ESMTP id o0M9tD1d029308; Fri, 22 Jan 2010 09:55:13 GMT (envelope-from imp@svn.freebsd.org) Received: (from imp@localhost) by svn.freebsd.org (8.14.3/8.14.3/Submit) id o0M9tD2g029306; Fri, 22 Jan 2010 09:55:13 GMT (envelope-from imp@svn.freebsd.org) Message-Id: <201001220955.o0M9tD2g029306@svn.freebsd.org> From: Warner Losh Date: Fri, 22 Jan 2010 09:55:13 +0000 (UTC) To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org X-SVN-Group: head MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Cc: Subject: svn commit: r202797 - head/sys/mips/mips X-BeenThere: svn-src-all@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: "SVN commit messages for the entire src tree \(except for " user" and " projects" \)" List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 22 Jan 2010 09:55:13 -0000 Author: imp Date: Fri Jan 22 09:55:13 2010 New Revision: 202797 URL: http://svn.freebsd.org/changeset/base/202797 Log: Add a suggested improvement. Modified: head/sys/mips/mips/tick.c Modified: head/sys/mips/mips/tick.c ============================================================================== --- head/sys/mips/mips/tick.c Fri Jan 22 09:54:40 2010 (r202796) +++ head/sys/mips/mips/tick.c Fri Jan 22 09:55:13 2010 (r202797) @@ -144,6 +144,7 @@ mips_timer_init_params(uint64_t platform /* * XXX: Some MIPS32 cores update the Count register only every two * pipeline cycles. + * We know this because of status registers in CP0, make it automatic. */ if (double_count != 0) counter_freq /= 2;