From owner-p4-projects@FreeBSD.ORG Tue Feb 26 15:22:56 2008 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id 6FF6D1065677; Tue, 26 Feb 2008 15:22:56 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 2C5BF1065672 for ; Tue, 26 Feb 2008 15:22:56 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id 25BFB13C43E for ; Tue, 26 Feb 2008 15:22:56 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.1/8.14.1) with ESMTP id m1QFMuU6050021 for ; Tue, 26 Feb 2008 15:22:56 GMT (envelope-from rrs@cisco.com) Received: (from perforce@localhost) by repoman.freebsd.org (8.14.1/8.14.1/Submit) id m1QFMtIV050018 for perforce@freebsd.org; Tue, 26 Feb 2008 15:22:55 GMT (envelope-from rrs@cisco.com) Date: Tue, 26 Feb 2008 15:22:55 GMT Message-Id: <200802261522.m1QFMtIV050018@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: perforce set sender to rrs@cisco.com using -f From: "Randall R. Stewart" To: Perforce Change Reviews Cc: Subject: PERFORCE change 136260 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 26 Feb 2008 15:22:57 -0000 http://perforce.freebsd.org/chv.cgi?CH=136260 Change 136260 by rrs@rrs-mips2-jnpr on 2008/02/26 15:22:00 Puts the enable in the right place. Still not sure why the ei/di instruction blows up in the assembly and I have to use .word Affected files ... .. //depot/projects/mips2-jnpr/src/sys/mips/mips/psraccess.S#6 edit Differences ... ==== //depot/projects/mips2-jnpr/src/sys/mips/mips/psraccess.S#6 (text+ko) ==== @@ -119,11 +119,24 @@ */ LEAF(enableintr) +#ifdef TARGET_OCTEON + .set mips64 + .word 0x041626020 #ei v0 + and v0, SR_INT_ENAB # return old interrupt enable bit +#if defined(ISA_MIPS32) + .set mips32 +#elif defined(ISA_MIPS64) + .set mips64 +#elif defined(ISA_MIPS3) + .set mips3 +#endif +#else mfc0 v0, COP_0_STATUS_REG # read status register nop or v1, v0, SR_INT_ENAB mtc0 v1, COP_0_STATUS_REG # enable all interrupts and v0, SR_INT_ENAB # return old interrupt enable +#endif j ra nop END(enableintr) @@ -155,18 +168,6 @@ END(disableintr) LEAF(set_intr_mask) -#ifdef TARGET_OCTEON - .set mips64 - .word 0x041626020 #ei v0 - and v0, SR_INT_ENAB # return old interrupt enable bit -#if defined(ISA_MIPS32) - .set mips32 -#elif defined(ISA_MIPS64) - .set mips64 -#elif defined(ISA_MIPS3) - .set mips3 -#endif -#else li t0, SR_INT_MASK # 1 means masked so invert. not a0, a0 # 1 means masked so invert. and a0, t0 # 1 means masked so invert. @@ -177,7 +178,6 @@ mtc0 v1, COP_0_STATUS_REG MIPS_CPU_NOP_DELAY move v0, v1 -#endif jr ra nop