Date: Mon, 04 Oct 2010 01:06:39 +0200 From: Ivan Voras <ivoras@freebsd.org> To: freebsd-arch@freebsd.org Subject: Re: Porting effort towards TILERA massive multicore CPUs...? Message-ID: <i8b2a0$lv6$1@dough.gmane.org> In-Reply-To: <alpine.BSF.2.00.1009301103540.12886@fledge.watson.org> References: <DAF6D540-3311-4F75-8E24-A5BCBDBC7AE0@bluewin.ch> <alpine.BSF.2.00.1009301103540.12886@fledge.watson.org>
next in thread | previous in thread | raw e-mail | index | archive | help
On 09/30/10 12:05, Robert Watson wrote: > > On Sun, 26 Sep 2010, Paketix wrote: > >> there is a rather new processor from TILERA (100 core chip) which is >> most certainly already known here at FreeBSD mailing list. > > Theory has it I'll be getting access to Intel SCC 48/96-core hardware > here at Cambridge in the moderately near future, and I've been pondering > what would be involved. Their model involves 48+ x86 cores without > cache coherency, so you need separate OS instances for each. However, > the cores are linked by fifo-like memory that we'll need to figure out > what to do with. Sounds pretty much made for a variation on the microkernel design, or virtualization.
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?i8b2a0$lv6$1>