Date: Wed, 2 Sep 1998 18:51:51 -0500 From: Denny <denny@kewanee.net> To: brandon@virage.com, freebsd-questions@FreeBSD.ORG Subject: Re: cpu considerations for packet filtering Message-ID: <19980902185151.A1715@kewanee.net> In-Reply-To: <35EDBC47.C2698460@virage.com>; from Brandon Huey on Wed, Sep 02, 1998 at 02:44:39PM -0700 References: <35EDBC47.C2698460@virage.com>
next in thread | previous in thread | raw e-mail | index | archive | help
Quoting Brandon Huey (brandon@virage.com): > yes, i need to get a clue about hardware. i guess i've been misled in a > way by the PII's... thinking L2 cache is something integrated on-chip. > i generally see systems marketed with L2 cache and cpu vaguely suggested > as one feature, ie: "Pentium II/266 w/512KB L2 cache" > > but if it were just a matter of getting the right mobo, what explains > the introduction of the celeron and the two version of the pentium pro > with varrying cache sizes? > > let me ask a more broad question to stay on track: for packet filtering > and heavy network usage, how important is cpu and should i give up > on-chip cache to keep the cost of this unit down? > > thanks, > > -bh > As far as I know, the only chips with integrated L2 cache are the Pentium II's. The next AMD chip, the K7 is supposed to have an integrated cache. Right now, just get a good Super Socket 7 board with a 1 meg L2 cache on it, it should perform just great. -- Regards, Denny Reiter denny@kewanee.net ------------------ FreeBSD: www.freebsd.org To Unsubscribe: send mail to majordomo@FreeBSD.org with "unsubscribe freebsd-questions" in the body of the message
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?19980902185151.A1715>