Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 15 May 2008 02:10:04 GMT
From:      Arthur Hartwig <Arthur.Hartwig@nokia.com>
To:        freebsd-bugs@FreeBSD.org
Subject:   Re: kern/114370: [hang] 6.2 kernel with SMP options hangs when dumping core on dual cpu board
Message-ID:  <200805150210.m4F2A4gL085665@freefall.freebsd.org>

next in thread | raw e-mail | index | archive | help
The following reply was made to PR kern/114370; it has been noted by GNATS.

From: Arthur Hartwig <Arthur.Hartwig@nokia.com>
To: bug-followup@freebsd.org, yrao@force10networks.com
Cc:  
Subject: Re: kern/114370: [hang] 6.2 kernel with SMP options hangs when dumping
 core on dual cpu board
Date: Thu, 15 May 2008 11:49:39 +1000

 This is a multi-part message in MIME format.
 --------------010407080400050407080903
 Content-Type: text/plain; charset=ISO-8859-1; format=flowed
 Content-Transfer-Encoding: 7bit
 
 Sorry for the delay. I sent this message last week and the mail system 
 returned it to me last night. I'll try sending through a different mail 
 server.
 
 ------------------------------------------------------------------------
 A very similar sounding issue is discussed in PR 115801.
 
 I prefer the patch there because it doesn't add anything to the 
 interrupt handler, a handler which could be called frequently on a busy 
 system.
 
 Current generation Intel chipsets tend to have the SATA disk controller 
 sharing an interrupt line with one or more other devices. For example, 
 in the 632xESB the SATA controller shares irq18 with one of the USB 
 controllers and irq18 may be used by also be used by PCI Express devices 
 operating in PCI Legacy interrupt mode. Every interrupt request from any 
 device using the same interrupt line as the disk controller results in 
 the disk controller interrupt handler getting called so its useful to 
 keep anything unnecessary out of the interrupt handler.
 
 
 
 --------------010407080400050407080903
 Content-Type: text/html; charset=ISO-8859-1
 Content-Transfer-Encoding: 7bit
 
 <!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
 <html>
 <head>
   <meta content="text/html;charset=ISO-8859-1" http-equiv="Content-Type">
 </head>
 <body bgcolor="#ffffff" text="#000000">
 Sorry for the delay. I sent this message last week and the mail system
 returned it to me last night. I'll try sending through a different mail
 server.<br>
 <br>
 <hr size="2" width="100%">A very similar sounding issue is discussed in
 PR 115801.<br>
 <br>
 I prefer the patch there because it doesn't add anything to the
 interrupt handler, a handler which could be called frequently on a busy
 system.<br>
 <br>
 Current generation Intel chipsets tend to have the SATA disk controller
 sharing an interrupt line with one or more other devices. For example,
 in the 632xESB the SATA controller shares irq18 with one of the USB
 controllers and irq18 may be used by also be used by PCI Express
 devices operating in PCI Legacy interrupt mode. Every interrupt request
 from any device using the same interrupt line as the disk controller
 results in the disk controller interrupt handler getting called so its
 useful to keep anything unnecessary out of the interrupt handler.<br>
 <br>
 <br>
 </body>
 </html>
 
 --------------010407080400050407080903--



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200805150210.m4F2A4gL085665>