Skip site navigation (1)Skip section navigation (2)
Date:      Wed, 6 Dec 2017 14:53:53 +0000 (UTC)
From:      Kyle Evans <kevans@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r326623 - head/sys/arm/allwinner
Message-ID:  <201712061453.vB6ErrcQ057416@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: kevans
Date: Wed Dec  6 14:53:53 2017
New Revision: 326623
URL: https://svnweb.freebsd.org/changeset/base/326623

Log:
  aw_mp.c: use argument name in macros
  
  Rather than relying on 'cluster' existing in the context they're used in,
  use the argument name.
  
  Differential Revision:	https://reviews.freebsd.org/D12931

Modified:
  head/sys/arm/allwinner/aw_mp.c

Modified: head/sys/arm/allwinner/aw_mp.c
==============================================================================
--- head/sys/arm/allwinner/aw_mp.c	Wed Dec  6 10:47:50 2017	(r326622)
+++ head/sys/arm/allwinner/aw_mp.c	Wed Dec  6 14:53:53 2017	(r326623)
@@ -83,13 +83,13 @@ __FBSDID("$FreeBSD$");
 #define	CPUCFG_DBGCTL0		0x1e0
 #define	CPUCFG_DBGCTL1		0x1e4
 
-#define	CPUS_CL_RST(cl)		(0x30 + (cluster) * 0x4)
-#define	CPUX_CL_CTRL0(cl)	(0x0 + (cluster) * 0x10)
-#define	CPUX_CL_CTRL1(cl)	(0x4 + (cluster) * 0x10)
-#define	CPUX_CL_CPU_STATUS(cl)	(0x30 + (cluster) * 0x4)
-#define	CPUX_CL_RST(cl)		(0x80 + (cluster) * 0x4)
-#define	PRCM_CL_PWROFF(cl)	(0x100 + (cluster) * 0x4)
-#define	PRCM_CL_PWR_CLAMP(cl, cpu)	(0x140 + (cluster) * 0x4 + (cpu) * 0x4)
+#define	CPUS_CL_RST(cl)		(0x30 + (cl) * 0x4)
+#define	CPUX_CL_CTRL0(cl)	(0x0 + (cl) * 0x10)
+#define	CPUX_CL_CTRL1(cl)	(0x4 + (cl) * 0x10)
+#define	CPUX_CL_CPU_STATUS(cl)	(0x30 + (cl) * 0x4)
+#define	CPUX_CL_RST(cl)		(0x80 + (cl) * 0x4)
+#define	PRCM_CL_PWROFF(cl)	(0x100 + (cl) * 0x4)
+#define	PRCM_CL_PWR_CLAMP(cl, cpu)	(0x140 + (cl) * 0x4 + (cpu) * 0x4)
 
 void
 aw_mp_setmaxid(platform_t plat)



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201712061453.vB6ErrcQ057416>