From owner-freebsd-arm@freebsd.org Tue Sep 19 17:51:55 2017 Return-Path: Delivered-To: freebsd-arm@mailman.ysv.freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:1900:2254:206a::19:1]) by mailman.ysv.freebsd.org (Postfix) with ESMTP id C3334E20DB6 for ; Tue, 19 Sep 2017 17:51:55 +0000 (UTC) (envelope-from markmi@dsl-only.net) Received: from asp.reflexion.net (outbound-mail-210-66.reflexion.net [208.70.210.66]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (Client did not present a certificate) by mx1.freebsd.org (Postfix) with ESMTPS id 76B7F6543F for ; Tue, 19 Sep 2017 17:51:54 +0000 (UTC) (envelope-from markmi@dsl-only.net) Received: (qmail 22383 invoked from network); 19 Sep 2017 17:51:48 -0000 Received: from unknown (HELO mail-cs-01.app.dca.reflexion.local) (10.81.19.1) by 0 (rfx-qmail) with SMTP; 19 Sep 2017 17:51:48 -0000 Received: by mail-cs-01.app.dca.reflexion.local (Reflexion email security v8.40.3) with SMTP; Tue, 19 Sep 2017 13:51:48 -0400 (EDT) Received: (qmail 16586 invoked from network); 19 Sep 2017 17:51:48 -0000 Received: from unknown (HELO iron2.pdx.net) (69.64.224.71) by 0 (rfx-qmail) with (AES256-SHA encrypted) SMTP; 19 Sep 2017 17:51:48 -0000 Received: from [192.168.1.109] (c-67-170-167-181.hsd1.or.comcast.net [67.170.167.181]) by iron2.pdx.net (Postfix) with ESMTPSA id 97E0AEC8F85; Tue, 19 Sep 2017 10:51:47 -0700 (PDT) From: Mark Millard Content-Type: text/plain; charset=us-ascii Content-Transfer-Encoding: 7bit Mime-Version: 1.0 (Mac OS X Mail 10.3 \(3273\)) Subject: allwinner question reformulalted: sc->phy_ctrl vs. sc->pmu[phyno], which should be used with PMU_UNK_H3 and PMU_UNK_H3_CLR? (sc->phy_ctrl actually used currently) Date: Tue, 19 Sep 2017 10:51:46 -0700 References: <5830ABC8-6544-4588-BDB6-483C2D1B3D3E@dsl-only.net> To: Emmanuel Vadot , freebsd-arm In-Reply-To: <5830ABC8-6544-4588-BDB6-483C2D1B3D3E@dsl-only.net> Message-Id: <3EFEF9A2-774E-4321-ABF0-49C1CD52ECFB@dsl-only.net> X-Mailer: Apple Mail (2.3273) X-BeenThere: freebsd-arm@freebsd.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: "Porting FreeBSD to ARM processors." List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 19 Sep 2017 17:51:55 -0000 The modern, updated sys/arm/allwinner/aw_usbphy.c code uses PMU_UNK_H3 and PMU_UNK_H3_CLR with sc->phy_ctrl : if (sc->phy_conf->pmu_unk1 == true) CLR4(sc->phy_ctrl, PMU_UNK_H3, PMU_UNK_H3_CLR); but uses sc->pmu[phyno] for PMU_IRQ_ENABLE and: PMU_ULPI_BYPASS | PMU_AHB_INCR8 | PMU_AHB_INCR4 | PMU_AHB_INCRX_ALIGN in: SET4(sc->pmu[phyno], PMU_IRQ_ENABLE, PMU_ULPI_BYPASS | PMU_AHB_INCR8 | PMU_AHB_INCR4 | PMU_AHB_INCRX_ALIGN); Having PMU_ not used with sc->pmu[phyno] looks a little odd. For reference: the older code used: if (sc->phy_type == AWUSBPHY_TYPE_A64) { CLR4(sc, phyno, PMU_UNK_H3, PMU_UNK_H3_CLR); and: if (phyno > 0) { /* Enable passby */ SET4(sc, phyno, PMU_IRQ_ENABLE, PMU_ULPI_BYPASS | PMU_AHB_INCR8 | PMU_AHB_INCR4 | PMU_AHB_INCRX_ALIGN); } where: that involved use of: (sc)->res[(phyno)] via: #define RD4(sc, i, o) bus_read_4((sc)->res[(i)], (o)) #define WR4(sc, i, o, v) bus_write_4((sc)->res[(i)], (o), (v)) #define CLR4(sc, i, o, m) WR4(sc, i, o, RD4(sc, i, o) & ~(m)) #define SET4(sc, i, o, m) WR4(sc, i, o, RD4(sc, i, o) | (m)) === Mark Millard markmi at dsl-only.net On 2017-Sep-18, at 1:42 PM, Mark Millard wrote: On 2017-Sep-18, at 1:30 PM, Mark Millard wrote: > It probably just my ignorance of the code's intent > but for A64 it used to be that phyno ==1 had code > that did CLR4 for phyno==0 (hard coded): > > if (sc->phy_type == AWUSBPHY_TYPE_A64) { > CLR4(sc, phyno, PMU_UNK_H3, PMU_UNK_H3_CLR); > > /* EHCI0 and OTG share a PHY */ > if (phyno == 0) > SET4(sc, 0, OTG_PHY_CFG, OTG_PHY_ROUTE_OTG); > else if (phyno == 1) > CLR4(sc, 0, OTG_PHY_CFG, OTG_PHY_ROUTE_OTG); > } > > So: that last CLR4 manipulated phyno==0 as far as I can tell, > no matter what the passed-in phyno was. > > In the new code there seems to be no hook for phyno==1 > to manipulate phyno==0 similarly: > > if (sc->phy_conf->phy0_route == true) { > if (phyno == 0) > SET4(sc->phy_ctrl, OTG_PHY_CFG, OTG_PHY_ROUTE_OTG); > else > CLR4(sc->phy_ctrl, OTG_PHY_CFG, OTG_PHY_ROUTE_OTG); > } > > That CLR4 seems to be manipulating phyno==1 instead and > seems to have no means of doing otherwise. > > Was the old code wrong? May be I asked the reverse of the right question: that first CLR 4 in the old code varied by phyno but now always uses phy_ctrl: if (sc->phy_conf->pmu_unk1 == true) CLR4(sc->phy_ctrl, PMU_UNK_H3, PMU_UNK_H3_CLR); Overall one part or the other seems to be a mismatch with the old code for A64. === Mark Millard markmi at dsl-only.net _______________________________________________ freebsd-arm@freebsd.org mailing list https://lists.freebsd.org/mailman/listinfo/freebsd-arm To unsubscribe, send any mail to "freebsd-arm-unsubscribe@freebsd.org"