Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 13 Jul 2018 16:56:46 -0400
From:      Mark Johnston <markj@freebsd.org>
To:        Konstantin Belousov <kostikbel@gmail.com>
Cc:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   Re: svn commit: r336257 - head/sys/x86/include
Message-ID:  <20180713205646.GH26064@raichu>
In-Reply-To: <20180713203854.GP5562@kib.kiev.ua>
References:  <201807131942.w6DJgxN1085315@repo.freebsd.org> <20180713203854.GP5562@kib.kiev.ua>

next in thread | previous in thread | raw e-mail | index | archive | help
On Fri, Jul 13, 2018 at 11:38:54PM +0300, Konstantin Belousov wrote:
> On Fri, Jul 13, 2018 at 07:42:59PM +0000, Mark Johnston wrote:
> > Author: markj
> > Date: Fri Jul 13 19:42:59 2018
> > New Revision: 336257
> > URL: https://svnweb.freebsd.org/changeset/base/336257
> > 
> > Log:
> >   Define the MSR used to fetch the current microcode patch level on AMD.
> >   
> >   It is defined in the AMD family 17h register reference.
> >   
> >   MFC after:	3 days
> >   Sponsored by:	The FreeBSD Foundation
> > 
> > Modified:
> >   head/sys/x86/include/specialreg.h
> > 
> > Modified: head/sys/x86/include/specialreg.h
> > ==============================================================================
> > --- head/sys/x86/include/specialreg.h	Fri Jul 13 18:58:37 2018	(r336256)
> > +++ head/sys/x86/include/specialreg.h	Fri Jul 13 19:42:59 2018	(r336257)
> > @@ -973,6 +973,7 @@
> >  #define	AMD_WT_ALLOC_FRE	0x10000	/* fixed (A0000-FFFFF) range enable */
> >  
> >  /* AMD64 MSR's */
> > +#define	MSR_PATCH_LEVEL	0x0000008b	/* microcode revision number */
> This register is called MSR_BIOS_SIGN.  It is defined for Intel as well.

Oops, thanks.  I knew about BIOS_SIGN but somehow convinced myself it
had a different value.



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?20180713205646.GH26064>