Date: Mon, 8 Mar 2010 21:25:38 +0000 (UTC) From: Juli Mallett <jmallett@FreeBSD.org> To: src-committers@freebsd.org, svn-src-user@freebsd.org Subject: svn commit: r204889 - in user/jmallett/octeon: share/mk sys/mips/conf Message-ID: <201003082125.o28LPc7e012182@svn.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: jmallett Date: Mon Mar 8 21:25:38 2010 New Revision: 204889 URL: http://svn.freebsd.org/changeset/base/204889 Log: Use the ABI and endianness of the compiler, get rid of TARGET_BIG_ENDIAN checks in setting default CFLAGS and LDFLAGS and settings of TARGET_BIG_ENDIAN, ABI and TARGET_64BIT in MIPS kernel configurations. Modified: user/jmallett/octeon/share/mk/bsd.cpu.mk user/jmallett/octeon/sys/mips/conf/AR71XX user/jmallett/octeon/sys/mips/conf/OCTEON1 user/jmallett/octeon/sys/mips/conf/OCTEON1-32 user/jmallett/octeon/sys/mips/conf/OCTEON1-o32 user/jmallett/octeon/sys/mips/conf/XLR Modified: user/jmallett/octeon/share/mk/bsd.cpu.mk ============================================================================== --- user/jmallett/octeon/share/mk/bsd.cpu.mk Mon Mar 8 21:22:34 2010 (r204888) +++ user/jmallett/octeon/share/mk/bsd.cpu.mk Mon Mar 8 21:25:38 2010 (r204889) @@ -201,13 +201,6 @@ LD += -EB .endif .if ${MACHINE_ARCH} == "mips" -. if defined(TARGET_BIG_ENDIAN) -CFLAGS += -EB -LD += -EB -. else -CFLAGS += -EL -LD += -EL -. endif CFLAGS += -G0 .endif Modified: user/jmallett/octeon/sys/mips/conf/AR71XX ============================================================================== --- user/jmallett/octeon/sys/mips/conf/AR71XX Mon Mar 8 21:22:34 2010 (r204888) +++ user/jmallett/octeon/sys/mips/conf/AR71XX Mon Mar 8 21:25:38 2010 (r204889) @@ -7,7 +7,6 @@ ident AR71XX cpu CPU_MIPS4KC options ISA_MIPS32 -makeoptions TARGET_BIG_ENDIAN makeoptions KERNLOADADDR=0x80050000 options HZ=1000 Modified: user/jmallett/octeon/sys/mips/conf/OCTEON1 ============================================================================== --- user/jmallett/octeon/sys/mips/conf/OCTEON1 Mon Mar 8 21:22:34 2010 (r204888) +++ user/jmallett/octeon/sys/mips/conf/OCTEON1 Mon Mar 8 21:25:38 2010 (r204889) @@ -28,13 +28,11 @@ machine mips cpu CPU_MIPS4KC ident OCTEON1 -makeoptions ARCH_FLAGS="-march=mips64 -mabi=64" +makeoptions ARCH_FLAGS="-march=mips64" makeoptions LDSCRIPT_NAME=ldscript.mips.octeon1.64 # Don't build any modules yet. makeoptions MODULES_OVERRIDE="" -makeoptions TARGET_BIG_ENDIAN=defined -makeoptions TARGET_64BIT=defined makeoptions KERNLOADADDR=0xffffffff81000000 Modified: user/jmallett/octeon/sys/mips/conf/OCTEON1-32 ============================================================================== --- user/jmallett/octeon/sys/mips/conf/OCTEON1-32 Mon Mar 8 21:22:34 2010 (r204888) +++ user/jmallett/octeon/sys/mips/conf/OCTEON1-32 Mon Mar 8 21:25:38 2010 (r204889) @@ -23,7 +23,6 @@ ident OCTEON1 # Don't build any modules yet. makeoptions MODULES_OVERRIDE="" -makeoptions TARGET_BIG_ENDIAN=defined makeoptions ARCH_FLAGS="-march=mips64" makeoptions LDSCRIPT_NAME=ldscript.mips.octeon1.n32 Modified: user/jmallett/octeon/sys/mips/conf/OCTEON1-o32 ============================================================================== --- user/jmallett/octeon/sys/mips/conf/OCTEON1-o32 Mon Mar 8 21:22:34 2010 (r204888) +++ user/jmallett/octeon/sys/mips/conf/OCTEON1-o32 Mon Mar 8 21:25:38 2010 (r204889) @@ -23,7 +23,6 @@ ident OCTEON1 # Don't build any modules yet. makeoptions MODULES_OVERRIDE="" -makeoptions TARGET_BIG_ENDIAN=defined makeoptions ARCH_FLAGS="-march=mips64" makeoptions LDSCRIPT_NAME=ldscript.mips.octeon1.32 Modified: user/jmallett/octeon/sys/mips/conf/XLR ============================================================================== --- user/jmallett/octeon/sys/mips/conf/XLR Mon Mar 8 21:22:34 2010 (r204888) +++ user/jmallett/octeon/sys/mips/conf/XLR Mon Mar 8 21:25:38 2010 (r204889) @@ -50,7 +50,6 @@ cpu CPU_MIPS4KC ident XLR makeoptions MODULES_OVERRIDE="" -makeoptions TARGET_BIG_ENDIAN # include "../rmi/std.xlr"
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201003082125.o28LPc7e012182>