Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 1 May 2015 05:11:15 +0000 (UTC)
From:      Neel Natu <neel@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r282296 - head/sys/amd64/vmm/amd
Message-ID:  <201505010511.t415BFcj098504@svn.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: neel
Date: Fri May  1 05:11:14 2015
New Revision: 282296
URL: https://svnweb.freebsd.org/changeset/base/282296

Log:
  Emulate MSR_SYSCFG which is accessed by Linux on AMD cpus when MTRRs are
  enabled.
  
  MFC after:	2 weeks

Modified:
  head/sys/amd64/vmm/amd/svm_msr.c

Modified: head/sys/amd64/vmm/amd/svm_msr.c
==============================================================================
--- head/sys/amd64/vmm/amd/svm_msr.c	Fri May  1 05:01:56 2015	(r282295)
+++ head/sys/amd64/vmm/amd/svm_msr.c	Fri May  1 05:11:14 2015	(r282296)
@@ -115,6 +115,7 @@ svm_rdmsr(struct svm_softc *sc, int vcpu
 	case MSR_MTRR4kBase ... MSR_MTRR4kBase + 8:
 	case MSR_MTRR16kBase ... MSR_MTRR16kBase + 1:
 	case MSR_MTRR64kBase:
+	case MSR_SYSCFG:
 		*result = 0;
 		break;
 	case MSR_AMDK8_IPM:
@@ -141,6 +142,7 @@ svm_wrmsr(struct svm_softc *sc, int vcpu
 	case MSR_MTRR4kBase ... MSR_MTRR4kBase + 8:
 	case MSR_MTRR16kBase ... MSR_MTRR16kBase + 1:
 	case MSR_MTRR64kBase:
+	case MSR_SYSCFG:
 		break;		/* Ignore writes */
 	case MSR_AMDK8_IPM:
 		/*



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201505010511.t415BFcj098504>