From owner-cvs-all@FreeBSD.ORG Fri Jun 27 21:42:11 2003 Return-Path: Delivered-To: cvs-all@freebsd.org Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125]) by hub.freebsd.org (Postfix) with ESMTP id D325337B401; Fri, 27 Jun 2003 21:42:11 -0700 (PDT) Received: from repoman.freebsd.org (repoman.freebsd.org [216.136.204.115]) by mx1.FreeBSD.org (Postfix) with ESMTP id 814C443FFB; Fri, 27 Jun 2003 21:42:11 -0700 (PDT) (envelope-from gibbs@FreeBSD.org) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.12.6/8.12.6) with ESMTP id h5S4gB0U057014; Fri, 27 Jun 2003 21:42:11 -0700 (PDT) (envelope-from gibbs@repoman.freebsd.org) Received: (from gibbs@localhost) by repoman.freebsd.org (8.12.6/8.12.6/Submit) id h5S4gBa2057013; Fri, 27 Jun 2003 21:42:11 -0700 (PDT) Message-Id: <200306280442.h5S4gBa2057013@repoman.freebsd.org> From: "Justin T. Gibbs" Date: Fri, 27 Jun 2003 21:42:11 -0700 (PDT) To: src-committers@FreeBSD.org, cvs-src@FreeBSD.org, cvs-all@FreeBSD.org X-FreeBSD-CVS-Branch: HEAD Subject: cvs commit: src/sys/dev/aic7xxx aic79xx.c X-BeenThere: cvs-all@freebsd.org X-Mailman-Version: 2.1.1 Precedence: list List-Id: CVS commit messages for the entire tree List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sat, 28 Jun 2003 04:42:12 -0000 gibbs 2003/06/27 21:42:11 PDT FreeBSD src repository Modified files: sys/dev/aic7xxx aic79xx.c Log: Correct a typo in a comment. Add a comment in ahd_clear_critical_sections() about our need to leave ENBUSFREE set in SIMODE1 while single stepping. Re-arrange some delay loops so that we always perform a read after any register write and before the delay. This should make the delay loop more accurate. When completing message processing for a packetized commention, return the controller to a state where invalid non-packetized phases will still cause protocol violations. These are the same operations as those performed in the clear_target_state routine in the firmware. Now that we have a chip with working ABORTPENDING support (the 7901B), comment out the automatic use of this feature until we can adequately test it. The previous checkin updated the bug mask for the 7901B so this code was exercised. When resetting the bus, perform an ahd_flush_device_writes() call so that our reset assertion delay is acurately timed from when the reset bit is written to the controller. Revision Changes Path 1.22 +23 -10 src/sys/dev/aic7xxx/aic79xx.c