From owner-freebsd-arch@FreeBSD.ORG  Fri Oct  8 10:39:16 2010
Return-Path: <owner-freebsd-arch@FreeBSD.ORG>
Delivered-To: freebsd-arch@freebsd.org
Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34])
	by hub.freebsd.org (Postfix) with ESMTP id 59BFD106566B;
	Fri,  8 Oct 2010 10:39:16 +0000 (UTC)
	(envelope-from rwatson@FreeBSD.org)
Received: from cyrus.watson.org (cyrus.watson.org [65.122.17.42])
	by mx1.freebsd.org (Postfix) with ESMTP id 301658FC0C;
	Fri,  8 Oct 2010 10:39:16 +0000 (UTC)
Received: from fledge.watson.org (fledge.watson.org [65.122.17.41])
	by cyrus.watson.org (Postfix) with ESMTPS id 9EF9146B52;
	Fri,  8 Oct 2010 06:39:15 -0400 (EDT)
Date: Fri, 8 Oct 2010 11:39:15 +0100 (BST)
From: Robert Watson <rwatson@FreeBSD.org>
X-X-Sender: robert@fledge.watson.org
To: Ivan Voras <ivoras@freebsd.org>
In-Reply-To: <i8b2a0$lv6$1@dough.gmane.org>
Message-ID: <alpine.BSF.2.00.1010081136170.6053@fledge.watson.org>
References: <DAF6D540-3311-4F75-8E24-A5BCBDBC7AE0@bluewin.ch>
	<alpine.BSF.2.00.1009301103540.12886@fledge.watson.org>
	<i8b2a0$lv6$1@dough.gmane.org>
User-Agent: Alpine 2.00 (BSF 1167 2008-08-23)
MIME-Version: 1.0
Content-Type: TEXT/PLAIN; charset=US-ASCII; format=flowed
Cc: freebsd-arch@freebsd.org
Subject: Re: Porting effort towards TILERA massive multicore CPUs...?
X-BeenThere: freebsd-arch@freebsd.org
X-Mailman-Version: 2.1.5
Precedence: list
List-Id: Discussion related to FreeBSD architecture <freebsd-arch.freebsd.org>
List-Unsubscribe: <http://lists.freebsd.org/mailman/listinfo/freebsd-arch>,
	<mailto:freebsd-arch-request@freebsd.org?subject=unsubscribe>
List-Archive: <http://lists.freebsd.org/pipermail/freebsd-arch>
List-Post: <mailto:freebsd-arch@freebsd.org>
List-Help: <mailto:freebsd-arch-request@freebsd.org?subject=help>
List-Subscribe: <http://lists.freebsd.org/mailman/listinfo/freebsd-arch>,
	<mailto:freebsd-arch-request@freebsd.org?subject=subscribe>
X-List-Received-Date: Fri, 08 Oct 2010 10:39:16 -0000


On Mon, 4 Oct 2010, Ivan Voras wrote:

>>> there is a rather new processor from TILERA (100 core chip) which is most 
>>> certainly already known here at FreeBSD mailing list.
>>
>> Theory has it I'll be getting access to Intel SCC 48/96-core hardware here 
>> at Cambridge in the moderately near future, and I've been pondering what 
>> would be involved.  Their model involves 48+ x86 cores without cache 
>> coherency, so you need separate OS instances for each.  However, the cores 
>> are linked by fifo-like memory that we'll need to figure out what to do 
>> with.
>
> Sounds pretty much made for a variation on the microkernel design, or 
> virtualization.

With repsect to the former: more the distributed microkernel model, or the 
recently more trendy "multikernel" which appears to be functionally quite 
similar :-).  For the latter: yes, hence the name Single-Chip Cloud Computer. 
If the TILERA is offering stronger cache coherence properties with similar 
scalability, that makes it a more appealing target, however.

Robert