Skip site navigation (1)Skip section navigation (2)
Date:      Wed, 24 Apr 1996 09:30:12 +0200 (MET DST)
From:      J Wunsch <j@uriah.heep.sax.de>
To:        freebsd-current@FreeBSD.org (FreeBSD-current users)
Cc:        cat@ki.net, geoff@ki.net, scrappy@ki.net (Marc G. Fournier)
Subject:   Re: MotherBoard Jumper Settings...
Message-ID:  <199604240730.JAA26732@uriah.heep.sax.de>
In-Reply-To: <Pine.NEB.3.93.960423231641.5120A-100000@freebsd.ki.net> from "Marc G. Fournier" at Apr 23, 96 11:30:11 pm

next in thread | previous in thread | raw e-mail | index | archive | help
As Marc G. Fournier wrote:

> 	Third, the Oscillator Frequency was set for 33Mhz instead
> of 25Mhz...have fixed it...

(Others told you that a DX4 is 3x, so the 33 MHz was right.)

> 	As far as the cache is concerned, I have:
> 
> 	4x UM61512AK-15/95282/N52049's
> 	1x W24129AK-15/95200 (Tag SRAM)
> 
> 	Am I correct in assuming that the -15 is the speed of the cache?
> If so, and I haven't changed that one yet, my CMOS is set for 20ns...
> would that produce any of the bugs I've been reporting?

I don't think so.  The tag RAM is IMHO normally faster than the cache,
perhaps that's why they kept the cache timing slower than necessary in
the setup.

> 	The jumpers for the cache are set for 256KB/64kbx4...how do I
> determine the size of each of the cache chips to determine if *this* is
> right?

The 61512 suggests a 512 Kbit cache.  Seems you are using only half of
it with your jumper setting.

> 	What is "the ECP DMA Channel"?  Its currently set for DMA 3...
> is that correct?

This hypermodern parallel channel.  We don't use it, and most likely,
you don't even have it enabled, but are using it in dumb Centronics
compatibility mode.

-- 
cheers, J"org

joerg_wunsch@uriah.heep.sax.de -- http://www.sax.de/~joerg/ -- NIC: JW11-RIPE
Never trust an operating system you don't have sources for. ;-)



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199604240730.JAA26732>