Skip site navigation (1)Skip section navigation (2)
Date:      Sun, 13 May 2018 14:50:10 +0000
From:      qroxana <qroxana@mail.ru>
To:        Emmanuel Vadot <manu@bidouilliste.com>
Cc:        freebsd-arm@freebsd.org
Subject:   Re: BananaPi M1 boot freeze
Message-ID:  <E1fHsKW-0006N9-Em.qroxana-mail-ru@smtp52.i.mail.ru>
In-Reply-To: <20180512115621.05d537d2b9970386ffe4c354@bidouilliste.com> (Emmanuel Vadot's message of "Sat, 12 May 2018 11:56:21 %2B0200")
References:  <E1fHANt-00053l-KK.qroxana-mail-ru@smtp14.mail.ru> <20180512115621.05d537d2b9970386ffe4c354@bidouilliste.com>

next in thread | previous in thread | raw e-mail | index | archive | help
On Sat, 12 May 2018 11:56:21 +0200, Emmanuel Vadot <manu@bidouilliste.com> wrote:

> On Fri, 11 May 2018 15:54:53 +0000
> qroxana via freebsd-arm <freebsd-arm@freebsd.org> wrote:
>
>> 
>> It's a Allwinner A20 SoC, I'm booting the board with 12.0-CURRENT r333393
>> 
>> simplebus0: <i2s@1c24400> mem 0x1c24400-0x1c247ff irq 43 disabled compat allwinner,sun4i-a10-i2s (no driver attached)
>> aw_ts0: <Allwinner Touch Screen controller> mem 0x1c25000-0x1c250ff irq 44 on simplebus0
>> random: harvesting attach, 8 bytes (4 bits) from aw_ts0
>> uart0: could not determine frequency
>> --- freeze ---
>> 
>> Any help?
>
>  We do not support the new clocks on A10/A20, I don't have time to add
> support for it. You might want to try with an old dtb from 11.

Okay, thanks.

I tried to boot r333393 with the old sun7i-a20-bananapi.dtb,
it just dropped into the debugger prompt.

random: harvesting attach, 8 bytes (4 bits) from nexus0
ofwbus0: <Open Firmware Device Tree>
aw_ccu0: <Allwinner Clock Control Unit> on ofwbus0
aw_oscclk0: <Allwinner Oscillator Clock> mem 0x1c20050-0x1c20053 on aw_ccu0
Clock: osc24M, parent: (NULL)(-1), freq: 24000000
random: harvesting attach, 8 bytes (4 bits) from aw_oscclk0
clk_fixed0: <Fixed factor clock> on aw_ccu0
random: harvesting attach, 8 bytes (4 bits) from clk_fixed0
clk_fixed1: <Fixed clock> on aw_ccu0
random: harvesting attach, 8 bytes (4 bits) from clk_fixed1
aw_pll0: <Allwinner PLL Clock> mem 0x1c20000-0x1c20003 on aw_ccu0
Clock: pll1, parent: osc24M(0), freq: 912000000
random: harvesting attach, 8 bytes (4 bits) from aw_pll0
aw_pll1: <Allwinner PLL Clock> mem 0x1c20008-0x1c2000f on aw_ccu0
Clock: pll2-1x, parent: osc24M(0), freq: 750000
Clock: pll2-2x, parent: osc24M(0), freq: 750000
Clock: pll2-4x, parent: osc24M(0), freq: 1500000
Clock: pll2-8x, parent: osc24M(0), freq: 3000000
random: harvesting attach, 8 bytes (4 bits) from aw_pll1
aw_pll2: <Allwinner PLL Clock> mem 0x1c20010-0x1c20013 on aw_ccu0
Clock: pll3, parent: osc3M(0), freq: 297000000
random: harvesting attach, 8 bytes (4 bits) from aw_pll2
clk_fixed2: <Fixed factor clock> on aw_ccu0
random: harvesting attach, 8 bytes (4 bits) from clk_fixed2
aw_pll3: <Allwinner PLL Clock> mem 0x1c20020-0x1c20023 on aw_ccu0
Clock: pll5_ddr, parent: osc24M(0), freq: 432000000
Clock: pll5_other, parent: osc24M(0), freq: 864000000
random: harvesting attach, 8 bytes (4 bits) from aw_pll3
aw_pll4: <Allwinner PLL Clock> mem 0x1c20028-0x1c2002b on aw_ccu0
Clock: pll6_sata, parent: osc24M(0), freq: 100000000
Clock: pll6_other, parent: osc24M(0), freq: 300000000
Clock: pll6, parent: osc24M(0), freq: 600000000
Clock: pll6_div_4, parent: osc24M(0), freq: 150000000
random: harvesting attach, 8 bytes (4 bits) from aw_pll4
aw_pll5: <Allwinner PLL Clock> mem 0x1c20030-0x1c20033 on aw_ccu0
Clock: pll7, parent: osc3M(0), freq: 297000000
random: harvesting attach, 8 bytes (4 bits) from aw_pll5
clk_fixed3: <Fixed factor clock> on aw_ccu0
random: harvesting attach, 8 bytes (4 bits) from clk_fixed3
aw_cpuclk0: <Allwinner CPU Clock> mem 0x1c20054-0x1c20057 on aw_ccu0
Clock: cpu, parent: pll1(2), freq: 912000000
random: harvesting attach, 8 bytes (4 bits) from aw_cpuclk0
aw_axiclk0: <Allwinner AXI Clock> mem 0x1c20054-0x1c20057 on aw_ccu0
Clock: axi, parent: cpu(0), freq: 304000000
random: harvesting attach, 8 bytes (4 bits) from aw_axiclk0
aw_ahbclk0: <Allwinner AHB Clock> mem 0x1c20054-0x1c20057 on aw_ccu0
aw_ahbclk0: Set pll6_div_4 as the parent of ahb
Fatal kernel mode data abort: 'Translation Fault (L1)' on read
trapframe: 0xc0d13b78
FSR=00000005, FAR=00000000, spsr=600000d3
r0 =00000000, r1 =c2f28dd0, r2 =c2f28dd0, r3 =00000000
r4 =c4bb3580, r5 =d8adfbd0, r6 =c075cc04, r7 =d8adfa80
r8 =00000000, r9 =00000000, r10=c0d13c1c, r11=c0d13c40
r12=00000003, ssp=c0d13c08, slr=c00f52e0, pc =c00f5830

[ thread pid 0 tid 100000 ]
Stopped at      clk_set_assigned+0x1dc: ldr     r7, [r0, r9, lsl #2]
db>



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?E1fHsKW-0006N9-Em.qroxana-mail-ru>