From owner-svn-src-all@freebsd.org Fri Jan 6 00:07:37 2017 Return-Path: Delivered-To: svn-src-all@mailman.ysv.freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:1900:2254:206a::19:1]) by mailman.ysv.freebsd.org (Postfix) with ESMTP id B530DCA1E93; Fri, 6 Jan 2017 00:07:37 +0000 (UTC) (envelope-from kan@FreeBSD.org) Received: from repo.freebsd.org (repo.freebsd.org [IPv6:2610:1c1:1:6068::e6a:0]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (Client did not present a certificate) by mx1.freebsd.org (Postfix) with ESMTPS id 738221BDB; Fri, 6 Jan 2017 00:07:37 +0000 (UTC) (envelope-from kan@FreeBSD.org) Received: from repo.freebsd.org ([127.0.1.37]) by repo.freebsd.org (8.15.2/8.15.2) with ESMTP id v0607aqr062505; Fri, 6 Jan 2017 00:07:36 GMT (envelope-from kan@FreeBSD.org) Received: (from kan@localhost) by repo.freebsd.org (8.15.2/8.15.2/Submit) id v0607aIt062504; Fri, 6 Jan 2017 00:07:36 GMT (envelope-from kan@FreeBSD.org) Message-Id: <201701060007.v0607aIt062504@repo.freebsd.org> X-Authentication-Warning: repo.freebsd.org: kan set sender to kan@FreeBSD.org using -f From: Alexander Kabaev Date: Fri, 6 Jan 2017 00:07:36 +0000 (UTC) To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r311463 - head/sys/mips/ingenic X-SVN-Group: head MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-BeenThere: svn-src-all@freebsd.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: "SVN commit messages for the entire src tree \(except for " user" and " projects" \)" List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 06 Jan 2017 00:07:37 -0000 Author: kan Date: Fri Jan 6 00:07:36 2017 New Revision: 311463 URL: https://svnweb.freebsd.org/changeset/base/311463 Log: Remove redundant cache initialization in JZ4780 SMP startup code This was done out of pure paranoia when hunting for bugs in cache and is not really required. Modified: head/sys/mips/ingenic/jz4780_mpboot.S Modified: head/sys/mips/ingenic/jz4780_mpboot.S ============================================================================== --- head/sys/mips/ingenic/jz4780_mpboot.S Thu Jan 5 21:28:25 2017 (r311462) +++ head/sys/mips/ingenic/jz4780_mpboot.S Fri Jan 6 00:07:36 2017 (r311463) @@ -27,36 +27,19 @@ */ #include -#include -#include -#include - #include "assym.s" -#define CACHE_SIZE (32 * 1024) -#define CACHE_LINESIZE 32 - .text .set noat .set noreorder .section .text.mpentry_jz4780 .balign 0x10000 +/* + * JZ4870 has stricter alignment requirement for + * CPU entry point. Enforce it in CPU-specific + * file. + */ GLOBAL(jz4780_mpentry) - - /* Initialize caches */ - li t0, MIPS_KSEG0_START - ori t1, t0, CACHE_SIZE - mtc0 zero, MIPS_COP_0_TAG_LO - COP0_SYNC -1: cache CACHEOP_R4K_INDEX_STORE_TAG | CACHE_R4K_I, 0(t0) - cache CACHEOP_R4K_INDEX_STORE_TAG | CACHE_R4K_D, 0(t0) - bne t0, t1, 1b - addiu t0, t0, CACHE_LINESIZE - - /* Set TLB page mask */ - mtc0 zero, MIPS_COP_0_TLB_PG_MASK - COP0_SYNC - j mpentry nop