Date: Fri, 9 Jan 1998 07:24:37 -0800 (PST) From: asami@cs.berkeley.edu (Satoshi Asami) To: grog@lemis.com Cc: mike@smith.net.au, hardware@FreeBSD.ORG Subject: Re: LS-120, Riva 128, ASUS motherboard Message-ID: <199801091524.HAA00879@silvia.HIP.Berkeley.EDU> In-Reply-To: <19980109194006.42229@lemis.com> (message from Greg Lehey on Fri, 9 Jan 1998 19:40:06 %2B1030)
next in thread | previous in thread | raw e-mail | index | archive | help
* Ahh. http://www.intel.com/design/pcisets/datashts/290559.htm. : * I'm downloading the document, and will print it out, but this * certainly doesn't sound like Tom's Hardware Guide. Spare the trees. It's right there on the first page of the spec sheet (in .pdf): : @ Integrated L2 Cache Controller --- 64-MB DRAM Cacheability : Satoshi
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199801091524.HAA00879>