Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 26 Feb 2002 09:06:21 -0800 (PST)
From:      Matt Dillon <dillon@FreeBSD.org>
To:        cvs-committers@FreeBSD.org, cvs-all@FreeBSD.org
Subject:   cvs commit: src/sys/i386/i386 exception.s genassym.c machdep.c mp_machdep.c mpapic.c swtch.s vm_machdep.c src/sys/i386/include cpufunc.h pcb.h src/sys/i386/isa apic_vector.s clock.c icu_vector.s intr_machdep.c intr_machdep.h npx.c src/sys/kern ...
Message-ID:  <200202261706.g1QH6LC51333@freefall.freebsd.org>

next in thread | raw e-mail | index | archive | help
dillon      2002/02/26 09:06:21 PST

  Modified files:
    sys/i386/i386        exception.s genassym.c machdep.c 
                         mp_machdep.c mpapic.c swtch.s 
                         vm_machdep.c 
    sys/i386/include     cpufunc.h pcb.h 
    sys/i386/isa         apic_vector.s clock.c icu_vector.s 
                         intr_machdep.c intr_machdep.h npx.c 
    sys/kern             kern_fork.c kern_switch.c 
    sys/sys              pcpu.h 
  Log:
  STAGE-1 of 3 commit - allow (but do not require) interrupts to remain
  enabled in critical sections and streamline critical_enter() and
  critical_exit().
  
  This commit allows an architecture to leave interrupts enabled inside
  critical sections if it so wishes.  Architectures that do not wish to do
  this are not effected by this change.
  
  This commit implements the feature for the I386 architecture and provides
  a sysctl, debug.critical_mode, which defaults to 1 (use the feature).  For
  now you can turn the sysctl on and off at any time in order to test the
  architectural changes or track down bugs.
  
  This commit is just the first stage.  Some areas of the code, specifically
  the MACHINE_CRITICAL_ENTER #ifdef'd code, is strictly temporary and will
  be cleaned up in the STAGE-2 commit when the critical_*() functions are
  moved entirely into MD files.
  
  The following changes have been made:
  
          * critical_enter() and critical_exit() for I386 now simply increment
            and decrement curthread->td_critnest.  They no longer disable
            hard interrupts.  When critical_exit() decrements the counter to
            0 it effectively calls a routine to deal with whatever interrupts
            were deferred during the time the code was operating in a critical
            section.
  
            Other architectures are unaffected.
  
          * fork_exit() has been conditionalized to remove MD assumptions for
            the new code.  Old code will still use the old MD assumptions
            in regards to hard interrupt disablement.  In STAGE-2 this will
            be turned into a subroutine call into MD code rather then hardcoded
            in MI code.
  
            The new code places the burden of entering the critical section
            in the trampoline code where it belongs.
  
          * I386: interrupts are now enabled while we are in a critical section.
            The interrupt vector code has been adjusted to deal with the fact.
            If it detects that we are in a critical section it currently defers
            the interrupt by adding the appropriate bit to an interrupt mask.
  
          * In order to accomplish the deferral, icu_lock is required.  This
            is i386-specific.  Thus icu_lock can only be obtained by mainline
            i386 code while interrupts are hard disabled.  This change has been
            made.
  
          * Because interrupts may or may not be hard disabled during a
            context switch, cpu_switch() can no longer simply assume that
            PSL_I will be in a consistent state.  Therefore, it now saves and
            restores eflags.
  
          * FAST INTERRUPT PROVISION.  Fast interrupts are currently deferred.
            The intention is to eventually allow them to operate either while
            we are in a critical section or, if we are able to restrict the
            use of sched_lock, while we are not holding the sched_lock.
  
          * ICU and APIC vector assembly for I386 cleaned up.  The ICU code
            has been cleaned up to match the APIC code in regards to format
            and macro availability.  Additionally, the code has been adjusted
            to deal with deferred interrupts.
  
          * Deferred interrupts use a per-cpu boolean int_pending, and
            masks ipending, spending, and fpending.  Being per-cpu variables
            it is not currently necessary to lock; bus cycles modifying them.
  
            Note that the same mechanism will enable preemption to be
            incorporated as a true software interrupt without having to
            further hack up the critical nesting code.
  
          * Note: the old critical_enter() code in kern/kern_switch.c is
            currently #ifdef to be compatible with both the old and new
            methodology.  In STAGE-2 it will be moved entirely to MD code.
  
  Performance issues:
  
          One of the purposes of this commit is to enhance critical section
          performance, specifically to greatly reduce bus overhead to allow
          the critical section code to be used to protect per-cpu caches.
          These caches, such as Jeff's slab allocator work, can potentially
          operate very quickly making the effective savings of the new
          critical section code's performance very significant.
  
          The second purpose of this commit is to allow architectures to
          enable certain interrupts while in a critical section.  Specifically,
          the intention is to eventually allow certain FAST interrupts to
          operate rather then defer.
  
          The third purpose of this commit is to begin to clean up the
          critical_enter()/critical_exit()/cpu_critical_enter()/
          cpu_critical_exit() API which currently has serious cross pollution
          in MI code (in fork_exit() and ast() for example).
  
          The fourth purpose of this commit is to provide a framework that
          allows kernel-preempting software interrupts to be implemented
          cleanly.  This is currently used for two forward interrupts in I386.
          Other architectures will have the choice of using this infrastructure
          or building the functionality directly into critical_enter()/
          critical_exit().
  
          Finally, this commit is designed to greatly improve the flexibility
          of various architectures to manage critical section handling,
          software interrupts, preemption, and other highly integrated
          architecture-specific details.
  
  Revision  Changes    Path
  1.92      +12 -0     src/sys/i386/i386/exception.s
  1.122     +7 -0      src/sys/i386/i386/genassym.c
  1.499     +126 -1    src/sys/i386/i386/machdep.c
  1.176     +6 -0      src/sys/i386/i386/mp_machdep.c
  1.54      +5 -0      src/sys/i386/i386/mpapic.c
  1.129     +6 -0      src/sys/i386/i386/swtch.s
  1.182     +1 -0      src/sys/i386/i386/vm_machdep.c
  1.110     +1 -1      src/sys/i386/include/cpufunc.h
  1.42      +2 -1      src/sys/i386/include/pcb.h
  1.77      +159 -35   src/sys/i386/isa/apic_vector.s
  1.181     +13 -0     src/sys/i386/isa/clock.c
  1.32      +203 -99   src/sys/i386/isa/icu_vector.s
  1.67      +46 -0     src/sys/i386/isa/intr_machdep.c
  1.35      +14 -0     src/sys/i386/isa/intr_machdep.h
  1.124     +9 -3      src/sys/i386/isa/npx.c
  1.136     +8 -1      src/sys/kern/kern_fork.c
  1.21      +7 -0      src/sys/kern/kern_switch.c
  1.5       +4 -0      src/sys/sys/pcpu.h

To Unsubscribe: send mail to majordomo@FreeBSD.org
with "unsubscribe cvs-all" in the body of the message




Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200202261706.g1QH6LC51333>