Date: Mon, 13 Mar 2017 17:59:12 +0000 From: bugzilla-noreply@freebsd.org To: freebsd-scsi@FreeBSD.org Subject: [Bug 217742] sys/dev/isci/scil/scif_sas_controller.c: PVS-Studio: Expression is Always False (CWE-570) Message-ID: <bug-217742-5312-u3hblEcSs7@https.bugs.freebsd.org/bugzilla/> In-Reply-To: <bug-217742-5312@https.bugs.freebsd.org/bugzilla/> References: <bug-217742-5312@https.bugs.freebsd.org/bugzilla/>
next in thread | previous in thread | raw e-mail | index | archive | help
https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D217742 --- Comment #1 from commit-hook@freebsd.org --- A commit references this bug: Author: cem Date: Mon Mar 13 17:58:08 UTC 2017 New revision: 315205 URL: https://svnweb.freebsd.org/changeset/base/315205 Log: scif_sas_controller: Fix inverted logic range check PR: 217742 Submitted by: Svyatoslav <razmyslov at viva64.com> Sponsored by: Viva64 (PVS-Studio) Changes: head/sys/dev/isci/scil/scif_sas_controller.c --=20 You are receiving this mail because: You are the assignee for the bug.=
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?bug-217742-5312-u3hblEcSs7>