From owner-p4-projects@FreeBSD.ORG Mon Nov 5 00:04:25 2012 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id 65EAF8A9; Mon, 5 Nov 2012 00:04:25 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [69.147.83.52]) by hub.freebsd.org (Postfix) with ESMTP id 0E0B98A7 for ; Mon, 5 Nov 2012 00:04:25 +0000 (UTC) (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Received: from skunkworks.freebsd.org (skunkworks.freebsd.org [IPv6:2001:4f8:fff6::2d]) by mx1.freebsd.org (Postfix) with ESMTP id E5B0F8FC14 for ; Mon, 5 Nov 2012 00:04:24 +0000 (UTC) Received: from skunkworks.freebsd.org (localhost [127.0.0.1]) by skunkworks.freebsd.org (8.14.4/8.14.4) with ESMTP id qA504OOc066008 for ; Mon, 5 Nov 2012 00:04:24 GMT (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Received: (from perforce@localhost) by skunkworks.freebsd.org (8.14.4/8.14.4/Submit) id qA504OjX066005 for perforce@freebsd.org; Mon, 5 Nov 2012 00:04:24 GMT (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Date: Mon, 5 Nov 2012 00:04:24 GMT Message-Id: <201211050004.qA504OjX066005@skunkworks.freebsd.org> X-Authentication-Warning: skunkworks.freebsd.org: perforce set sender to bb+lists.freebsd.perforce@cyrus.watson.org using -f From: Robert Watson Subject: PERFORCE change 219579 for review To: Perforce Change Reviews Precedence: bulk X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.14 List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 05 Nov 2012 00:04:25 -0000 http://p4web.freebsd.org/@@219579?ac=10 Change 219579 by rwatson@rwatson_svr_ctsrd_mipsbuild on 2012/11/05 00:03:48 Add macros for CHERI byte/half-word/word/double-word store routines. It looks like the immediate offset might not be supported as yet by the assembler, so omit that from use for now. Affected files ... .. //depot/projects/ctsrd/cheribsd/src/sys/mips/include/cheri.h#10 edit Differences ... ==== //depot/projects/ctsrd/cheribsd/src/sys/mips/include/cheri.h#10 (text+ko) ==== @@ -161,6 +161,30 @@ } while (0) /* + * Data stores; while these don't muck with c0, they do require memory + * clobbers. + */ +#define CHERI_CSB(rs, rt, offset, cb) do { \ + __asm__ __volatile__ ("csb %0, %1($c%2)" : : \ + "r" (rs), "r" (rt), "i" (cb) : "memory"); \ +} while (0) + +#define CHERI_CSH(rs, rt, offset, cb) do { \ + __asm__ __volatile__ ("csh %0, %1($c%2)" : : \ + "r" (rs), "r" (rt), "i" (cb) : "memory"); \ +} while (0) + +#define CHERI_CSW(rs, rt, offset, cb) do { \ + __asm__ __volatile__ ("csw %0, %1($c%2)" : : \ + "r" (rs), "r" (rt), "i" (cb) : "memory"); \ +} while (0) + +#define CHERI_CSD(rs, rt, offset, cb) do { \ + __asm__ __volatile__ ("csd %0, %1($c%2)" : : \ + "r" (rs), "r" (rt), "i" (cb) : "memory"); \ +} while (0) + +/* * Routines that modify or replace values in capability registers, and that if * if used on C0, require the compiler to write registers back to memory, and * reload afterwards, since we may effectively be changing the compiler-