Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 7 Sep 2017 15:24:47 +0000 (UTC)
From:      Andrew Turner <andrew@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r323268 - head/sys/arm64/arm64
Message-ID:  <201709071524.v87FOlkR003289@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: andrew
Date: Thu Sep  7 15:24:47 2017
New Revision: 323268
URL: https://svnweb.freebsd.org/changeset/base/323268

Log:
  Make the bit mask of ARMv8 ID registers to print sparse to keep values
  close, but without having to change all values when new registers are added.
  
  Sponsored by:	DARPA, AFRL

Modified:
  head/sys/arm64/arm64/identcpu.c

Modified: head/sys/arm64/arm64/identcpu.c
==============================================================================
--- head/sys/arm64/arm64/identcpu.c	Thu Sep  7 15:19:10 2017	(r323267)
+++ head/sys/arm64/arm64/identcpu.c	Thu Sep  7 15:24:47 2017	(r323268)
@@ -88,14 +88,14 @@ struct cpu_desc cpu_desc[MAXCPU];
 static u_int cpu_print_regs;
 #define	PRINT_ID_AA64_AFR0	0x00000001
 #define	PRINT_ID_AA64_AFR1	0x00000002
-#define	PRINT_ID_AA64_DFR0	0x00000004
-#define	PRINT_ID_AA64_DFR1	0x00000008
-#define	PRINT_ID_AA64_ISAR0	0x00000010
-#define	PRINT_ID_AA64_ISAR1	0x00000020
-#define	PRINT_ID_AA64_MMFR0	0x00000040
-#define	PRINT_ID_AA64_MMFR1	0x00000080
-#define	PRINT_ID_AA64_PFR0	0x00000100
-#define	PRINT_ID_AA64_PFR1	0x00000200
+#define	PRINT_ID_AA64_DFR0	0x00000010
+#define	PRINT_ID_AA64_DFR1	0x00000020
+#define	PRINT_ID_AA64_ISAR0	0x00000100
+#define	PRINT_ID_AA64_ISAR1	0x00000200
+#define	PRINT_ID_AA64_MMFR0	0x00001000
+#define	PRINT_ID_AA64_MMFR1	0x00002000
+#define	PRINT_ID_AA64_PFR0	0x00010000
+#define	PRINT_ID_AA64_PFR1	0x00020000
 
 struct cpu_parts {
 	u_int		part_id;



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201709071524.v87FOlkR003289>