Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 28 Dec 2017 22:03:09 +0000 (UTC)
From:      Marius Strobl <marius@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r327315 - head/sys/dev/sdhci
Message-ID:  <201712282203.vBSM39LF041836@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: marius
Date: Thu Dec 28 22:03:08 2017
New Revision: 327315
URL: https://svnweb.freebsd.org/changeset/base/327315

Log:
  Probe Intel Denverton eMMC 5.0 controllers.

Modified:
  head/sys/dev/sdhci/sdhci_pci.c

Modified: head/sys/dev/sdhci/sdhci_pci.c
==============================================================================
--- head/sys/dev/sdhci/sdhci_pci.c	Thu Dec 28 21:46:09 2017	(r327314)
+++ head/sys/dev/sdhci/sdhci_pci.c	Thu Dec 28 22:03:08 2017	(r327315)
@@ -122,6 +122,12 @@ static const struct sdhci_device {
 	    SDHCI_QUIRK_MMC_DDR52 |
 	    SDHCI_QUIRK_CAPS_BIT63_FOR_MMC_HS400 |
 	    SDHCI_QUIRK_PRESET_VALUE_BROKEN },
+	{ 0x19db8086,	0xffff,	"Intel Denverton eMMC 5.0 Controller",
+	    SDHCI_QUIRK_INTEL_POWER_UP_RESET |
+	    SDHCI_QUIRK_WAIT_WHILE_BUSY |
+	    SDHCI_QUIRK_MMC_DDR52 |
+	    SDHCI_QUIRK_CAPS_BIT63_FOR_MMC_HS400 |
+	    SDHCI_QUIRK_PRESET_VALUE_BROKEN },
 	{ 0x22948086,	0xffff,	"Intel Braswell eMMC 4.5.1 Controller",
 	    SDHCI_QUIRK_DATA_TIMEOUT_1MHZ |
 	    SDHCI_QUIRK_INTEL_POWER_UP_RESET |



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201712282203.vBSM39LF041836>