Skip site navigation (1)Skip section navigation (2)
Date:      Sun, 14 Sep 2014 22:16:36 +0400
From:      Slawa Olhovchenkov <slw@zxy.spb.ru>
To:        Konstantin Belousov <kostikbel@gmail.com>
Cc:        Carsten Mattner <carstenmattner@gmail.com>, freebsd-arch@freebsd.org
Subject:   Re: Intel MPX (Skylake ISA) support?
Message-ID:  <20140914181636.GA47783@zxy.spb.ru>
In-Reply-To: <20140914090033.GA2737@kib.kiev.ua>
References:  <CACY%2BHvoMDFLJLy7hz3guJNrJH8gmi5Vh9-rYeRErr2JgDhV2yw@mail.gmail.com> <20140913162059.GU2737@kib.kiev.ua> <CACY%2BHvqKYhXzPgvK8CWpp4NMcD2_c3xzownVBk6O=8_4PiM%2Bjw@mail.gmail.com> <20140914090033.GA2737@kib.kiev.ua>

next in thread | previous in thread | raw e-mail | index | archive | help
On Sun, Sep 14, 2014 at 12:00:33PM +0300, Konstantin Belousov wrote:

> On Sat, Sep 13, 2014 at 09:47:10PM +0200, Carsten Mattner wrote:
> > On Sat, Sep 13, 2014 at 6:20 PM, Konstantin Belousov
> > <kostikbel@gmail.com> wrote:
> > > On Sat, Sep 13, 2014 at 12:45:16PM +0200, Carsten Mattner wrote:
> > >> Are there any plans to include the necessary (kernel, libc) support for
> > >> Intel MPX (https://en.wikipedia.org/wiki/Intel_MPX)?
> > >
> > > I looked at this several times. The 319433 (Instructions Set Extensions
> > > prog reference) even at the current revision 20 still seems to not provide
> > > the complete documentation on the CPU side.  E.g., could you point me at
> > > the description of the save area for MPX ?  It is required since usermode
> > > bndcfg register can only be set by restoring from the XSAVE area.
> > >
> > > That said, I believe that most, if not all, of the needed kernel-side
> > > support is already there by the generic XSAVE code.
> > >
> > > I never see any specification of runtime services expected by the code
> > > generated by mpx-enabled gcc.
> > 
> > Is https://lkml.org/lkml/2014/9/11/182 helpful?
> 
> Not for me. I have zero interest in reverse-engineering Linux code
> for core CPU functionality. Intel usually provides high-quality
> documentation for the processors, and I hope that they will provide all
> needed information together with the hardware release.
> 
> Another significant missing piece is the lack of description of the
> initial state and expectation of the runtime support in the ABI
> document. The ABI draft 0.3 from July 17, 2013, specially edited for
> MPX, only talks about argument passing conventions and dwarf, it seems.
> 
> It is curious discussion about non-feasibility of implementing MPX
> translation tables in usermode.  Just for fun, I will try to do
> something purely in usermode (when/if hardware will be available).


https://software.intel.com/sites/default/files/managed/c6/a9/319433-020.pdf

Cgapter 9. Total 30 pages.

Also Intel SDE available.



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?20140914181636.GA47783>