Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 31 Aug 2006 08:29:19 -0700
From:      "Josh Carroll" <josh.carroll@gmail.com>
To:        "freebsd-questions Questions" <freebsd-questions@freebsd.org>
Subject:   Re: shared cache -- Re: SMP detection
Message-ID:  <8cb6106e0608310829i5bbc416x3482330f76b17da4@mail.gmail.com>
In-Reply-To: <20060831151857.42787.qmail@web83115.mail.mud.yahoo.com>
References:  <EF801204-411C-4C48-895A-1E6CD7BEA524@shire.net> <20060831151857.42787.qmail@web83115.mail.mud.yahoo.com>

next in thread | previous in thread | raw e-mail | index | archive | help
Core 2 Duos have the EM64T extensions. Core Duos (Yonah) are a mobile
chip only, not a full line of processors like the Core 2 architecture
(Merom, Conroe, Woodcrest).

I suspect the Core 2 chips do not suffer from the same security
implications as HT-enabled processors. I'm not certain, but I think
each processor has access to half the cache so the only reason it's
shared is that it's on the same die and both cores are using parts of
it.

Josh

> The fact Core Duos are only 32-bit means Intel is still
> only concerned with shortend gains on the Windows
> market, not long term migration to 64-bit PCs like
> everyone else... And banking on Microsoft has never
> been a solid idea; its too bad banks use Windows;
> there's a security nightmare, but a topic in and of
> itself...
>
> -brian
>
> _______________________________________________
> freebsd-questions@freebsd.org mailing list
> http://lists.freebsd.org/mailman/listinfo/freebsd-questions
> To unsubscribe, send any mail to "freebsd-questions-unsubscribe@freebsd.org"
>



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?8cb6106e0608310829i5bbc416x3482330f76b17da4>