Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 13 Apr 1999 14:27:50 -0700
From:      Mike Smith <mike@smith.net.au>
To:        Dennis <dennis@etinc.com>
Cc:        hackers@freebsd.org
Subject:   Re: PCI burst determination 
Message-ID:  <199904132127.OAA01257@dingo.cdrom.com>
In-Reply-To: Your message of "Tue, 13 Apr 1999 09:21:20 EDT." <199904131427.KAA03942@etinc.com> 

next in thread | previous in thread | raw e-mail | index | archive | help
> 
> Is there a way to determine the max burst of the PCI bridge on the
> MB for controller optimization? I dont see a fuction...is it stored 
> somewhere?

PCI is arbitrated with a latency timer, so there is no maximum burst 
length per se.  As for limitations in the bridge chipset, you're 
probably going to want to look up the documentation for the individual 
bridges.

However, having said, that, as a general rule with PCI bursting "longer 
is better".
-- 
\\  Sometimes you're ahead,       \\  Mike Smith
\\  sometimes you're behind.      \\  mike@smith.net.au
\\  The race is long, and in the  \\  msmith@freebsd.org
\\  end it's only with yourself.  \\  msmith@cdrom.com




To Unsubscribe: send mail to majordomo@FreeBSD.org
with "unsubscribe freebsd-hackers" in the body of the message




Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199904132127.OAA01257>