Date: Fri, 25 Sep 1998 14:09:03 +1000 From: Bruce Evans <bde@zeta.org.au> To: bde@zeta.org.au, cgull@owl.org, gibbs@plutotech.com, shimon@simon-shapiro.org Cc: current@FreeBSD.ORG, eivind@yes.no, mcdougall@ameritech.net, sos@FreeBSD.ORG Subject: Re: options DPT_LOST_IRQ Message-ID: <199809250409.OAA32518@godzilla.zeta.org.au>
next in thread | raw e-mail | index | archive | help
>> In any case, ix86's can not process an interrupt in less than about 5 >> i/o times (perhaps 2.5-6 usec) in the best case. If a device raises >> and lowers its 64 times in < 64 usec, then at best the handler would see >> about 64/2.5 separate interrupts. This is with a generous allocation of >> 1 i/o time for device-specific interrupt handling. > >This isn't true for systems/software using APICs, no? > >A quick perusal of the code seems to show that they use memory-mapped >I/O, less of it than a PIC, and IIRC, it's not across an >ISA-speed bus. I don't know the details. I would be surprised if it were much faster, since there are extra overheads for SMP. Even an immediately successful spinlock normally takes at least as long as an uncached memory reference. Bruce To Unsubscribe: send mail to majordomo@FreeBSD.org with "unsubscribe freebsd-current" in the body of the message
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199809250409.OAA32518>