Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 26 Apr 2005 06:55:22 +0800
From:      David Xu <davidxu@freebsd.org>
To:        Bill Paul <wpaul@freebsd.org>
Cc:        cvs-all@freebsd.org
Subject:   Re: cvs commit: src/sys/dev/vge if_vge.c
Message-ID:  <426D755A.4030401@freebsd.org>
In-Reply-To: <200504251829.j3PITgRa021805@repoman.freebsd.org>
References:  <200504251829.j3PITgRa021805@repoman.freebsd.org>

next in thread | previous in thread | raw e-mail | index | archive | help
Bill Paul wrote:

>wpaul       2005-04-25 18:29:42 UTC
>
>  FreeBSD src repository
>
>  Modified files:
>    sys/dev/vge          if_vge.c 
>  Log:
>  Reading the EEPROM to learn the station address doesn't seem to work
>  on boards with VIA gigE controllers that are embedded in VIA chipsets.
>  Presumably, they don't have an external EEPROM and store the MAC
>  address somewhere else. To get around this, force an autoload and
>  read the station address from the RX filter registers instead.
>  This has been tested to work on both embedded and standalone
>  controllers.
>  
>  Revision  Changes    Path
>  1.7       +11 -0     src/sys/dev/vge/if_vge.c
>
>
>  
>
with this change, I got following error on my abit av8:
vge0: <VIA Networking Gigabit Ethernet> port 0xb800-0xb8ff mem 
0xf8122000-0xf81220ff irq 22 at device 14.0 on pci0
vge0: MII read timed out
vge0: failed to start MII autopoll
vge0: MII without any phy!
device_attach: vge0 attach returned 6

before this change, it can work for a while, then it will timeout :

vge0: watchdog timeout
vge0: soft reset timed outvge0: EEPROM reload timed out
vge0: setting CAM filter failed
miibus1: unknown CICADA PHY model 0
miibus1: unknown CICADA PHY model 0
rl0: link state changed to DOWN


David Xu



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?426D755A.4030401>