Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 25 May 2000 00:19:54 +0900
From:      Kazutaka YOKOTA <yokota@zodiac.mech.utsunomiya-u.ac.jp>
To:        Chuck Paterson <cp@bsdi.com>
Cc:        arch@freebsd.org, yokota@zodiac.mech.utsunomiya-u.ac.jp
Subject:   Re: Preemptive kernel on older X86 hardware 
Message-ID:  <200005241519.AAA20525@zodiac.mech.utsunomiya-u.ac.jp>
In-Reply-To: Your message of "Wed, 24 May 2000 08:46:03 CST." <200005241446.IAA05589@berserker.bsdi.com> 
References:  <200005241446.IAA05589@berserker.bsdi.com> 

next in thread | previous in thread | raw e-mail | index | archive | help
[...]
>Neither the 386 nor the 486 have a processor priority register or
>cycle counters. Currently the BSD/OS SMPng kernel requires both of
>these. There already exists some left over code to deal with not
>having a cycle counter. Doing a casual inspection there really
>doesn't seem to be anything too ugly in making the system run
>without these when there is only a single processor.

386 and 486 do not support multi-processor configuration, don't they?

Kazu


To Unsubscribe: send mail to majordomo@FreeBSD.org
with "unsubscribe freebsd-arch" in the body of the message




Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200005241519.AAA20525>