Skip site navigation (1)Skip section navigation (2)
Date:      Wed, 17 Apr 2013 06:51:17 +0000 (UTC)
From:      Rui Paulo <rpaulo@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r249577 - head/sys/amd64/amd64
Message-ID:  <201304170651.r3H6pHYo087392@svn.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: rpaulo
Date: Wed Apr 17 06:51:17 2013
New Revision: 249577
URL: http://svnweb.freebsd.org/changeset/base/249577

Log:
  Print more bits from the standard extended features CPUID which will be
  available in the Haswell architecture (c.f. Intel Document #319433-012A).

Modified:
  head/sys/amd64/amd64/identcpu.c

Modified: head/sys/amd64/amd64/identcpu.c
==============================================================================
--- head/sys/amd64/amd64/identcpu.c	Wed Apr 17 05:56:59 2013	(r249576)
+++ head/sys/amd64/amd64/identcpu.c	Wed Apr 17 06:51:17 2013	(r249577)
@@ -388,11 +388,24 @@ printcpuinfo(void)
 				printf("\n  Standard Extended Features=0x%b",
 				    cpu_stdext_feature,
 				       "\020"
+				       /* RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE */
 				       "\001GSFSBASE"
 				       "\002TSCADJ"
+				       /* Bit Manipulation Instructions */
+				       "\004BMI1"
+				       /* Hardware Lock Elision */
+				       "\005HLE"
+				       /* Advanced Vector Instructions 2 */
+				       "\006AVX2"
+				       /* Supervisor Mode Execution Prot. */
 				       "\010SMEP"
+				       /* Bit Manipulation Instructions */
+				       "\011BMI2"
 				       "\012ENHMOVSB"
+				       /* Invalidate Processor Context ID */
 				       "\013INVPCID"
+				       /* Restricted Transactional Memory */
+				       "\014RTM"
 				       );
 			}
 



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201304170651.r3H6pHYo087392>