Date: Sat, 11 Dec 2010 20:29:52 +0000 (UTC) From: Nathan Whitehorn <nwhitehorn@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r216383 - head/sys/powerpc/aim Message-ID: <201012112029.oBBKTrxu017094@svn.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: nwhitehorn Date: Sat Dec 11 20:29:52 2010 New Revision: 216383 URL: http://svn.freebsd.org/changeset/base/216383 Log: Add some isync()s related to the 64-bit MMU scratch page to avoid race conditions on its invalidation. Modified: head/sys/powerpc/aim/mmu_oea64.c head/sys/powerpc/aim/moea64_native.c Modified: head/sys/powerpc/aim/mmu_oea64.c ============================================================================== --- head/sys/powerpc/aim/mmu_oea64.c Sat Dec 11 20:12:42 2010 (r216382) +++ head/sys/powerpc/aim/mmu_oea64.c Sat Dec 11 20:29:52 2010 (r216383) @@ -1114,6 +1114,7 @@ void moea64_set_scratchpage_pa(mmu_t mmu MOEA64_PTE_CHANGE(mmup, moea64_scratchpage_pte[which], &moea64_scratchpage_pvo[which]->pvo_pte.lpte, moea64_scratchpage_pvo[which]->pvo_vpn); + isync(); } void Modified: head/sys/powerpc/aim/moea64_native.c ============================================================================== --- head/sys/powerpc/aim/moea64_native.c Sat Dec 11 20:12:42 2010 (r216382) +++ head/sys/powerpc/aim/moea64_native.c Sat Dec 11 20:29:52 2010 (r216383) @@ -292,6 +292,9 @@ moea64_pte_unset_native(mmu_t mmu, uintp pvo_pt->pte_hi &= ~LPTE_VALID; + /* Finish all pending operations */ + isync(); + /* * Force the reg & chg bits back into the PTEs. */
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201012112029.oBBKTrxu017094>