Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 26 Feb 2016 20:33:32 +0000 (UTC)
From:      Jared McNeill <jmcneill@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r296112 - head/sys/arm/allwinner/a31
Message-ID:  <201602262033.u1QKXWaM003682@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: jmcneill
Date: Fri Feb 26 20:33:32 2016
New Revision: 296112
URL: https://svnweb.freebsd.org/changeset/base/296112

Log:
  Fix inverted test for lock status while waiting for PLL to become stable.
  
  Reviewed by:	andrew
  Approved by:	adrian (mentor)

Modified:
  head/sys/arm/allwinner/a31/a31_clk.c

Modified: head/sys/arm/allwinner/a31/a31_clk.c
==============================================================================
--- head/sys/arm/allwinner/a31/a31_clk.c	Fri Feb 26 20:25:26 2016	(r296111)
+++ head/sys/arm/allwinner/a31/a31_clk.c	Fri Feb 26 20:33:32 2016	(r296112)
@@ -129,8 +129,8 @@ a31_clk_pll6_enable(void)
 
 	/* Wait for PLL to be stable */
 	for (i = 0; i < PLL6_TIMEOUT; i++)
-		if (!(ccm_read_4(sc, A31_CCM_PLL6_CFG) &
-			A31_CCM_PLL6_CFG_REG_LOCK))
+		if ((ccm_read_4(sc, A31_CCM_PLL6_CFG) &
+		    A31_CCM_PLL6_CFG_REG_LOCK) == A31_CCM_PLL6_CFG_REG_LOCK)
 			break;
 	if (i == PLL6_TIMEOUT)
 		return (ENXIO);



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201602262033.u1QKXWaM003682>