Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 9 Oct 2014 17:45:59 +0000 (UTC)
From:      Mark Johnston <markj@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r272834 - head/cddl/contrib/opensolaris/cmd/lockstat
Message-ID:  <201410091745.s99HjxFU013496@svn.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: markj
Date: Thu Oct  9 17:45:58 2014
New Revision: 272834
URL: https://svnweb.freebsd.org/changeset/base/272834

Log:
  Document the CPU+Pri_Class column rather than CPU+PRI, as the latter isn't
  used or implemented on FreeBSD.
  
  Reported by:	kmacy
  Reviewed by:	kmacy, rpaulo
  MFC after:	1 week
  Sponsored by:	EMC / Isilon Storage Division

Modified:
  head/cddl/contrib/opensolaris/cmd/lockstat/lockstat.1

Modified: head/cddl/contrib/opensolaris/cmd/lockstat/lockstat.1
==============================================================================
--- head/cddl/contrib/opensolaris/cmd/lockstat/lockstat.1	Thu Oct  9 17:39:11 2014	(r272833)
+++ head/cddl/contrib/opensolaris/cmd/lockstat/lockstat.1	Thu Oct  9 17:45:58 2014	(r272834)
@@ -21,7 +21,7 @@
 .\"
 .\" $FreeBSD$
 .\"
-.Dd October 24, 2013
+.Dd October 8, 2014
 .Dt LOCKSTAT 1
 .Os
 .Sh NAME
@@ -238,10 +238,11 @@ Average duration of the events in nanose
 For the profiling event, duration means interrupt latency.
 .It Lock
 Address of the lock; displayed symbolically if possible.
-.It CPU+PIL
-CPU plus processor interrupt level (PIL).
-For example, if CPU 4 is interrupted while at PIL 6, this will be reported as
-cpu[4]+6.
+.It CPU+Pri_Class
+CPU plus the priority class of the interrupted thread.
+For example, if CPU 4 is interrupted while running a timeshare thread, this
+will be reported as
+.Ql cpu[4]+TShar .
 .It Caller
 Address of the caller; displayed symbolically if possible.
 .El



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201410091745.s99HjxFU013496>