Skip site navigation (1)Skip section navigation (2)
Date:      Mon, 28 Apr 2014 02:35:29 +0000 (UTC)
From:      Ian Lepore <ian@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r265036 - head/sys/arm/arm
Message-ID:  <201404280235.s3S2ZTGN079205@svn.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: ian
Date: Mon Apr 28 02:35:28 2014
New Revision: 265036
URL: http://svnweb.freebsd.org/changeset/base/265036

Log:
  Don't use multiprocessing-extensions instruction on processors that don't
  support SMP.
  
  Submitted by:	loos@
  Pointy hat to:	me

Modified:
  head/sys/arm/arm/cpufunc_asm_armv7.S

Modified: head/sys/arm/arm/cpufunc_asm_armv7.S
==============================================================================
--- head/sys/arm/arm/cpufunc_asm_armv7.S	Sun Apr 27 23:47:38 2014	(r265035)
+++ head/sys/arm/arm/cpufunc_asm_armv7.S	Mon Apr 28 02:35:28 2014	(r265036)
@@ -251,7 +251,11 @@ ENTRY(armv7_idcache_wbinv_range)
 END(armv7_idcache_wbinv_range)
 
 ENTRY_NP(armv7_icache_sync_all)
+#ifdef SMP
 	mcr	p15, 0, r0, c7, c1, 0	/* Invalidate all I cache to PoU Inner Shareable */
+#else
+	mcr	p15, 0, r0, c7, c5, 0	/* Invalidate all I cache to PoU (ICIALLU) */
+#endif
 	isb				/* instruction synchronization barrier */
 	dsb				/* data synchronization barrier */
 	RET



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201404280235.s3S2ZTGN079205>