Date: Sat, 29 Dec 2007 18:03:15 +0800 From: Erich Dollansky <oceanare@pacific.net.sg> To: Kip Macy <kip.macy@gmail.com> Cc: freebsd-hackers@freebsd.org, Ivan Voras <ivoras@freebsd.org> Subject: Re: Architectures with strict alignment? Message-ID: <47761B63.4010407@pacific.net.sg> In-Reply-To: <b1fa29170712290014w780448bh8da93006a629b7b4@mail.gmail.com> References: <fl4c8o$vpu$1@ger.gmane.org> <47760132.5040306@pacific.net.sg> <b1fa29170712290014w780448bh8da93006a629b7b4@mail.gmail.com>
next in thread | previous in thread | raw e-mail | index | archive | help
Hi, Kip Macy wrote: > Isn't it everything except x86? not really. All RISC based designs need the alignment so that the CPU can fetch a CPU word in one go. CISC based designs do not have this limitiation. I also do not know of any other CISC based design which made it to mainstream. Erich > > -Kip > > On Dec 29, 2007 12:11 AM, Erich Dollansky <oceanare@pacific.net.sg> wrote: >> Hi, >> >> >> Ivan Voras wrote: >>> Hi, >>> >>> Which of the architectures FreeBSD supports (if any) have strict memory >>> alignment requirements? (in the sense that accessing a 32-bit integer >>> not aligned on a 32-bit address results in a hardware trap/exception). >>> >> isn't this the case with SPARC and Itanium? >> >> I know, they are 64 bits. >> >> Erich >> >> _______________________________________________ >> freebsd-hackers@freebsd.org mailing list >> http://lists.freebsd.org/mailman/listinfo/freebsd-hackers >> To unsubscribe, send any mail to "freebsd-hackers-unsubscribe@freebsd.org" >> >
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?47761B63.4010407>