Skip site navigation (1)Skip section navigation (2) 
Date:      Fri, 31 Jan 2014 03:39:12 +0000 (UTC)
From:      "Pedro F. Giffuni" <pfg@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-stable@freebsd.org, svn-src-stable-9@freebsd.org
Subject:   svn commit: r261308 - in stable/9/contrib/binutils: gas/config opcodes
Message-ID:  <201401310339.s0V3dC7B087312@svn.freebsd.org>
next in thread | raw e-mail | index | archive | help 
Author: pfg
Date: Fri Jan 31 03:39:11 2014
New Revision: 261308
URL: http://svnweb.freebsd.org/changeset/base/261308

Log:
  MFC	r261175:
  
  binutils: add support for Intel SMAP-related instructions
  
  Add support for stac/clac instructions to manipulate the flag
  that controls the behaviour of Intel's Supervisor Mode Access
  Prevention (SMAP) feature.
  
  Tested by:	dim
  Obtained from:	OpenBSD

Modified:
  stable/9/contrib/binutils/gas/config/tc-i386.c
  stable/9/contrib/binutils/opcodes/i386-dis.c
  stable/9/contrib/binutils/opcodes/i386-opc.h
  stable/9/contrib/binutils/opcodes/i386-tbl.h
Directory Properties:
  stable/9/   (props changed)
  stable/9/contrib/binutils/   (props changed)

Modified: stable/9/contrib/binutils/gas/config/tc-i386.c
==============================================================================
--- stable/9/contrib/binutils/gas/config/tc-i386.c	Fri Jan 31 03:38:22 2014	(r261307)
+++ stable/9/contrib/binutils/gas/config/tc-i386.c	Fri Jan 31 03:39:11 2014	(r261308)
@@ -1827,7 +1827,7 @@ md_assemble (line)
     {
       expressionS *exp;
 
-      if ((i.tm.cpu_flags & CpuSSE3) && i.operands > 0)
+      if ((i.tm.cpu_flags & (CpuSSE3|CpuSMAP)) && i.operands > 0)
 	{
 	  /* Streaming SIMD extensions 3 Instructions have the fixed
 	     operands with an opcode suffix which is coded in the same

Modified: stable/9/contrib/binutils/opcodes/i386-dis.c
==============================================================================
--- stable/9/contrib/binutils/opcodes/i386-dis.c	Fri Jan 31 03:38:22 2014	(r261307)
+++ stable/9/contrib/binutils/opcodes/i386-dis.c	Fri Jan 31 03:39:11 2014	(r261308)
@@ -6257,6 +6257,16 @@ PNI_Fixup (int extrachar ATTRIBUTE_UNUSE
 
       codep++;
     }
+  else if (modrm.mod == 3 && modrm.reg == 1 && modrm.rm <= 3)
+    {
+      size_t olen = strlen (obuf);
+      char *p = obuf + olen - 4;
+      if (*codep == 0xca)
+        strcpy (p, "clac");
+      else if (*codep == 0xcb)
+        strcpy (p, "stac");
+      codep++;
+    }
   else
     OP_M (0, sizeflag);
 }

Modified: stable/9/contrib/binutils/opcodes/i386-opc.h
==============================================================================
--- stable/9/contrib/binutils/opcodes/i386-opc.h	Fri Jan 31 03:38:22 2014	(r261307)
+++ stable/9/contrib/binutils/opcodes/i386-opc.h	Fri Jan 31 03:39:11 2014	(r261308)
@@ -80,6 +80,7 @@ typedef struct template
 
 #define CpuPCLMUL   0x10000000	/* Carry-less Multiplication extensions */
 #define CpuRdRnd    0x20000000	/* Intel Random Number Generator extensions */
+#define CpuSMAP     0x40000000	/* Intel Supervisor Mode Access Prevention */
 
 /* SSE4.1/4.2 Instructions required */
 #define CpuSSE4	     (CpuSSE4_1|CpuSSE4_2)
@@ -88,7 +89,7 @@ typedef struct template
 #define CpuUnknownFlags (Cpu186|Cpu286|Cpu386|Cpu486|Cpu586|Cpu686 \
 	|CpuP4|CpuSledgehammer|CpuMMX|CpuMMX2|CpuSSE|CpuSSE2|CpuSSE3|CpuVMX \
 	|Cpu3dnow|Cpu3dnowA|CpuK6|CpuPadLock|CpuSVME|CpuSSSE3|CpuSSE4_1 \
-	|CpuSSE4_2|CpuABM|CpuSSE4a|CpuXSAVE|CpuAES|CpuPCLMUL|CpuRdRnd)
+	|CpuSSE4_2|CpuABM|CpuSSE4a|CpuXSAVE|CpuAES|CpuPCLMUL|CpuRdRnd|CpuSMAP)
 
   /* the bits in opcode_modifier are used to generate the final opcode from
      the base_opcode.  These bits also are used to detect alternate forms of

Modified: stable/9/contrib/binutils/opcodes/i386-tbl.h
==============================================================================
--- stable/9/contrib/binutils/opcodes/i386-tbl.h	Fri Jan 31 03:38:22 2014	(r261307)
+++ stable/9/contrib/binutils/opcodes/i386-tbl.h	Fri Jan 31 03:39:11 2014	(r261308)
@@ -4379,6 +4379,12 @@ const template i386_optab[] =
   {"rdrand", 1, 0x0fc7, 0x6, CpuRdRnd,
     Modrm|NoSuf,
     { Reg16|Reg32|Reg64 } },
+
+  /* Intel Supervisor Mode Access Prevention extensions */
+  {"clac", 0, 0x0f01, 0xca, CpuSMAP,
+    NoSuf|ImmExt, { 0, 0, 0 } },
+  {"stac", 0, 0x0f01, 0xcb, CpuSMAP,
+    NoSuf|ImmExt, { 0, 0, 0 } },
   
   { NULL, 0, 0, 0, 0, 0, { 0 } }
 };

Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201401310339.s0V3dC7B087312>