Skip site navigation (1)Skip section navigation (2)
Date:      Sun, 07 May 2017 12:36:49 +0000
From:      bugzilla-noreply@freebsd.org
To:        freebsd-ports-bugs@FreeBSD.org
Subject:   [Bug 214729] [NEW PORT] sysutils/u-boot-orangepi-plus-2e: slave port for u-bootorangepi-plus-2e ARM SoC board u-boot support
Message-ID:  <bug-214729-13-wyWfIRKPmA@https.bugs.freebsd.org/bugzilla/>
In-Reply-To: <bug-214729-13@https.bugs.freebsd.org/bugzilla/>
References:  <bug-214729-13@https.bugs.freebsd.org/bugzilla/>

next in thread | previous in thread | raw e-mail | index | archive | help
https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D214729

James Elstone <james@elstone.net> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |james@elstone.net

--- Comment #7 from James Elstone <james@elstone.net> ---
>From an outsider point of view:

This PR (u-boot-orangepi-plus-2e) sets
   'MASTERDIR=3D ${.CURDIR}/../u-boot-olimex-a20-som-evb'

The Olimex A20 port sets
  'MASTERDIR=3D ${.CURDIR}/../u-boot-master'

Thus this current PR (attachment 181683) is dependent on the 'Olimex A20' m=
eta
port which links to 'u-boot-master'.

This PR (u-boot-orangepi-plus-2e) could have set=20
  'FAMILY=3D allwinner'
  'MASTERDIR=3D ${.CURDIR}/../u-boot-master'=20

Why not link to the u-boot-master directly and specify the FAMILY; just wan=
ted
to understand the logic rather than challenge it?

James

--=20
You are receiving this mail because:
You are the assignee for the bug.=



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?bug-214729-13-wyWfIRKPmA>