Date: Wed, 4 Mar 2015 03:51:55 +0000 (UTC) From: Adrian Chadd <adrian@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r279578 - head/sys/mips/atheros Message-ID: <201503040351.t243ptau091544@svn.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: adrian Date: Wed Mar 4 03:51:54 2015 New Revision: 279578 URL: https://svnweb.freebsd.org/changeset/base/279578 Log: Add DDR flush registers for QCA955x. Modified: head/sys/mips/atheros/qca955xreg.h Modified: head/sys/mips/atheros/qca955xreg.h ============================================================================== --- head/sys/mips/atheros/qca955xreg.h Wed Mar 4 03:48:11 2015 (r279577) +++ head/sys/mips/atheros/qca955xreg.h Wed Mar 4 03:51:54 2015 (r279578) @@ -198,4 +198,11 @@ #define QCA955X_PLL_VAL_100 0x00000101 #define QCA955X_PLL_VAL_10 0x00001616 +/* DDR block */ +#define QCA955X_DDR_REG_FLUSH_GE0 (AR71XX_APB_BASE + 0x9c) +#define QCA955X_DDR_REG_FLUSH_GE1 (AR71XX_APB_BASE + 0xa0) +#define QCA955X_DDR_REG_FLUSH_USB (AR71XX_APB_BASE + 0xa4) +#define QCA955X_DDR_REG_FLUSH_PCIE (AR71XX_APB_BASE + 0xa8) +#define QCA955X_DDR_REG_FLUSH_WMAC (AR71XX_APB_BASE + 0xac) + #endif /* __QCA955XREG_H__ */
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201503040351.t243ptau091544>