Date: Wed, 30 Aug 2006 15:40:33 -0600 From: "Chad Leigh -- Shire.Net LLC" <chad@shire.net> To: freebsd-questions Questions <freebsd-questions@freebsd.org> Subject: shared cache -- Re: SMP detection Message-ID: <EF801204-411C-4C48-895A-1E6CD7BEA524@shire.net> In-Reply-To: <20060830181240.65785.qmail@web83106.mail.mud.yahoo.com> References: <20060830181240.65785.qmail@web83106.mail.mud.yahoo.com>
next in thread | previous in thread | raw e-mail | index | archive | help
On Aug 30, 2006, at 12:12 PM, backyard wrote: > with HT disabling in FreeBSD is more for the security > issues about a potential exploit whereby one process > in one pipe can access the priveledged information of > a process in another pipe because the two cores share > one processor cache and thus one cache table. To my > knowledge this hasn't been exploited yet. How is this any different than say an Intel Core Duo or Core 2 Duo? I believe they have a shared cache as well for each (real) processor core. Chad --- Chad Leigh -- Shire.Net LLC Your Web App and Email hosting provider chad at shire.net
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?EF801204-411C-4C48-895A-1E6CD7BEA524>