Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 25 Jan 2019 20:02:55 +0000 (UTC)
From:      Oleksandr Tymoshenko <gonzo@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r343448 - head/sys/mips/ingenic
Message-ID:  <201901252002.x0PK2tB2092533@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: gonzo
Date: Fri Jan 25 20:02:55 2019
New Revision: 343448
URL: https://svnweb.freebsd.org/changeset/base/343448

Log:
  [mips] Fix counter mask in jz4780 timer driver
  
  Fix dublicate value in what is apparent copypaste mistake. The last value
  in mask is supposed to be for counter 7, not counter 3.
  
  PR:		229790
  Submitted by:	David Binderman <dcb314@hotmail.com>
  MFC after:	1 week

Modified:
  head/sys/mips/ingenic/jz4780_timer.c

Modified: head/sys/mips/ingenic/jz4780_timer.c
==============================================================================
--- head/sys/mips/ingenic/jz4780_timer.c	Fri Jan 25 20:00:59 2019	(r343447)
+++ head/sys/mips/ingenic/jz4780_timer.c	Fri Jan 25 20:02:55 2019	(r343448)
@@ -185,7 +185,7 @@ jz4780_timer_attach(device_t dev)
 	CSR_WRITE_4(sc, JZ_TC_TECR, TESR_OST);
 	/* Stop all other channels as well */
 	CSR_WRITE_4(sc, JZ_TC_TECR, TESR_TCST0 | TESR_TCST1 | TESR_TCST2 |
-	    TESR_TCST3 | TESR_TCST4 | TESR_TCST5 | TESR_TCST6 | TESR_TCST3);
+	    TESR_TCST3 | TESR_TCST4 | TESR_TCST5 | TESR_TCST6 | TESR_TCST7);
 	/* Clear detect mask flags */
 	CSR_WRITE_4(sc, JZ_TC_TFCR, 0xFFFFFFFF);
 	/* Mask all interrupts */



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201901252002.x0PK2tB2092533>