Date: Fri, 20 Oct 2017 11:36:26 -0500 From: Bret Ketchum <bcketchum@gmail.com> To: freebsd-arch@freebsd.org Subject: Re: PEBS support in hwpmc Message-ID: <CAGm6yaTZyytR%2BhRy2Y%2BYSo-gXjmE2kAnW=kkkOMvH0q0uWaF9w@mail.gmail.com> In-Reply-To: <20171020155004.GA54718@bsdpad.com> References: <CAGm6yaRGeX0yG2OdntVQh4gvzbxhG6QboEufhw-Xj=a_UNnTHg@mail.gmail.com> <20171020155004.GA54718@bsdpad.com>
next in thread | previous in thread | raw e-mail | index | archive | help
Looks like PT would assist in instruction execution performance
analysis. PEBS provide information related to uops flows in the OOO
pipeline including cache operations, prefetch, etc.
On Fri, Oct 20, 2017 at 10:50 AM, Ruslan Bukin
<ruslan.bukin@cl.cam.ac.uk> wrote:
> I have not seen that yet. We are working on Intel PT support currently.
> But we plan to look at ARM v8.2 Statistical Profiling Extension technology too, which sounds similar to PEBS by Intel ?
>
> Ruslan
>
> On Fri, Oct 20, 2017 at 06:27:55AM -0500, Bret Ketchum wrote:
>> All,
>>
>> I apologize if there is a better forum for this question. Is there
>> any current effort to support Processor Event Based Sampling in hwpmc?
>> Without this support (or a VTune subscription) understanding
>> Front-End/Back-End bound applications running on Skylake/Kaby Lake
>> processors will be difficult at best. I'm thinking to simply add a
>> flag and either add a char to iap_event_descr or increase the size of
>> iap_evcode to house the sub-event (EVTSEL). Decoding and reporting the
>> captured PEBS records would need a bit more thought.
>>
>> Bret
>> _______________________________________________
>> freebsd-arch@freebsd.org mailing list
>> https://lists.freebsd.org/mailman/listinfo/freebsd-arch
>> To unsubscribe, send any mail to "freebsd-arch-unsubscribe@freebsd.org"
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?CAGm6yaTZyytR%2BhRy2Y%2BYSo-gXjmE2kAnW=kkkOMvH0q0uWaF9w>