Date: Fri, 19 Jun 2009 05:00:17 +0000 (UTC) From: Oleksandr Tymoshenko <gonzo@FreeBSD.org> To: src-committers@freebsd.org, svn-src-projects@freebsd.org Subject: svn commit: r194470 - projects/mips/sys/mips/atheros Message-ID: <200906190500.n5J50HZE031648@svn.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: gonzo Date: Fri Jun 19 05:00:17 2009 New Revision: 194470 URL: http://svn.freebsd.org/changeset/base/194470 Log: - Flush PCI register write before delay Spotted by: Pyun YongHyeon Modified: projects/mips/sys/mips/atheros/ar71xx_pci.c Modified: projects/mips/sys/mips/atheros/ar71xx_pci.c ============================================================================== --- projects/mips/sys/mips/atheros/ar71xx_pci.c Fri Jun 19 04:43:49 2009 (r194469) +++ projects/mips/sys/mips/atheros/ar71xx_pci.c Fri Jun 19 05:00:17 2009 (r194470) @@ -296,13 +296,13 @@ ar71xx_pci_attach(device_t dev) reset = ATH_READ_REG(AR71XX_RST_RESET); reset |= (RST_RESET_PCI_CORE | RST_RESET_PCI_BUS); ATH_WRITE_REG(AR71XX_RST_RESET, reset); - DELAY(1000); ATH_READ_REG(AR71XX_RST_RESET); + DELAY(1000); reset &= ~(RST_RESET_PCI_CORE | RST_RESET_PCI_BUS); ATH_WRITE_REG(AR71XX_RST_RESET, reset); - DELAY(1000); ATH_READ_REG(AR71XX_RST_RESET); + DELAY(1000); /* Init PCI windows */ ATH_WRITE_REG(AR71XX_PCI_WINDOW0, PCI_WINDOW0_ADDR);
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200906190500.n5J50HZE031648>