Date: Thu, 22 Jan 2009 21:04:46 +0000 (UTC) From: Jung-uk Kim <jkim@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r187598 - in head/sys: amd64/amd64 i386/i386 Message-ID: <200901222104.n0ML4kh6022266@svn.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: jkim Date: Thu Jan 22 21:04:46 2009 New Revision: 187598 URL: http://svn.freebsd.org/changeset/base/187598 Log: VIA Nano processor has a special MSR (CENT_HARDWARECTRL3) bit 32 to determine whether TSC is P-state invariant or not. In fact, this MSR is writable but we just leave it at the BIOS default for now. Modified: head/sys/amd64/amd64/identcpu.c head/sys/i386/i386/identcpu.c Modified: head/sys/amd64/amd64/identcpu.c ============================================================================== --- head/sys/amd64/amd64/identcpu.c Thu Jan 22 20:29:07 2009 (r187597) +++ head/sys/amd64/amd64/identcpu.c Thu Jan 22 21:04:46 2009 (r187598) @@ -392,7 +392,8 @@ printcpuinfo(void) break; case CPU_VENDOR_CENTAUR: if (AMD64_CPU_FAMILY(cpu_id) == 0x6 && - AMD64_CPU_MODEL(cpu_id) >= 0xf) + AMD64_CPU_MODEL(cpu_id) >= 0xf && + (rdmsr(0x1203) & 0x100000000ULL) == 0) tsc_is_invariant = 1; break; } Modified: head/sys/i386/i386/identcpu.c ============================================================================== --- head/sys/i386/i386/identcpu.c Thu Jan 22 20:29:07 2009 (r187597) +++ head/sys/i386/i386/identcpu.c Thu Jan 22 21:04:46 2009 (r187598) @@ -887,7 +887,8 @@ printcpuinfo(void) break; case CPU_VENDOR_CENTAUR: if (I386_CPU_FAMILY(cpu_id) == 0x6 && - I386_CPU_MODEL(cpu_id) >= 0xf) + I386_CPU_MODEL(cpu_id) >= 0xf && + (rdmsr(0x1203) & 0x100000000ULL) == 0) tsc_is_invariant = 1; break; }
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200901222104.n0ML4kh6022266>