Skip site navigation (1)Skip section navigation (2)
Date:      Sat, 21 Mar 2015 05:59:46 +0000 (UTC)
From:      Adrian Chadd <adrian@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r280313 - head/sys/mips/atheros
Message-ID:  <201503210559.t2L5xkc8004956@svn.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: adrian
Date: Sat Mar 21 05:59:45 2015
New Revision: 280313
URL: https://svnweb.freebsd.org/changeset/base/280313

Log:
  Note that the AR724x PCIe registers are actually from the PCI_CTRL
  register range.

Modified:
  head/sys/mips/atheros/ar724xreg.h

Modified: head/sys/mips/atheros/ar724xreg.h
==============================================================================
--- head/sys/mips/atheros/ar724xreg.h	Sat Mar 21 04:39:33 2015	(r280312)
+++ head/sys/mips/atheros/ar724xreg.h	Sat Mar 21 05:59:45 2015	(r280313)
@@ -78,7 +78,7 @@
 #define	AR724X_PCI_CTRL_BASE		(AR71XX_APB_BASE + 0x000F0000)
 #define	AR724X_PCI_CTRL_SIZE		0x100
 
-/* PCI config registers */
+/* PCI config registers - AR724X_PCI_CTRL_BASE */
 #define	AR724X_PCI_APP			0x180f0000
 #define	AR724X_PCI_APP_LTSSM_ENABLE	(1 << 0)
 #define	AR724X_PCI_RESET		0x180f0018



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201503210559.t2L5xkc8004956>