Date: Mon, 06 Apr 2015 10:25:17 -0400 From: John Baldwin <jhb@freebsd.org> To: Alexey Dokuchaev <danfe@freebsd.org> Cc: svn-src-stable@freebsd.org, svn-src-all@freebsd.org, src-committers@freebsd.org, svn-src-stable-9@freebsd.org Subject: Re: svn commit: r280973 - in stable: 10/sys/amd64/amd64 10/sys/dev/acpica 10/sys/i386/i386 10/sys/kern 10/sys/sys 10/sys/x86/x86 9/sys/amd64/amd64 9/sys/dev/acpica 9/sys/i386/i386 9/sys/kern 9/sys/sys ... Message-ID: <1845061.qZcGbcMHKr@ralph.baldwin.cx> In-Reply-To: <20150406124939.GA48665@FreeBSD.org> References: <201504020102.t3212lTO021499@svn.freebsd.org> <20150406124939.GA48665@FreeBSD.org>
next in thread | previous in thread | raw e-mail | index | archive | help
On Monday, April 06, 2015 12:49:39 PM Alexey Dokuchaev wrote: > On Thu, Apr 02, 2015 at 01:02:47AM +0000, John Baldwin wrote: > > New Revision: 280973 > > URL: https://svnweb.freebsd.org/changeset/base/280973 > > > > Log: > > MFC 276724: > > On some Intel CPUs with a P-state but not C-state invariant TSC the TSC > > may also halt in C2 and not just C3 (it seems that in some cases the BIOS > > advertises its C3 state as a C2 state in _CST). Just play it safe and > > disable both C2 and C3 states if a user forces the use of the TSC as the > > timecounter on such CPUs. > > Does it apply to stable/8 as well? Any preliminary testing I might have to > conduct first? It needs some manual patching to apply to 8 (8 doesn't have the merged tsc.c in sys/x86/x86 for example). At this point in 8's life cycle I'm not inclined to merge non-trivial changes that need manual fixups, etc. -- John Baldwin
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?1845061.qZcGbcMHKr>