Skip site navigation (1)Skip section navigation (2)
Date:      Sun, 19 Aug 2018 19:03:43 +0000 (UTC)
From:      Justin Hibbits <jhibbits@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r338072 - head/sys/powerpc/include
Message-ID:  <201808191903.w7JJ3hGg098661@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: jhibbits
Date: Sun Aug 19 19:03:43 2018
New Revision: 338072
URL: https://svnweb.freebsd.org/changeset/base/338072

Log:
  Sort SPR_SPEFSCR in the SPR list
  
  Also remove duplicate definition of SPR_IBAT0U.

Modified:
  head/sys/powerpc/include/spr.h

Modified: head/sys/powerpc/include/spr.h
==============================================================================
--- head/sys/powerpc/include/spr.h	Sun Aug 19 19:00:44 2018	(r338071)
+++ head/sys/powerpc/include/spr.h	Sun Aug 19 19:03:43 2018	(r338072)
@@ -229,7 +229,6 @@
 #define	  EPCR_DGTMI		  0x00800000
 #define	  EPCR_DMIUH		  0x00400000
 #define	  EPCR_PMGS		  0x00200000
-#define	SPR_SPEFSCR		0x200	/* ..8 Signal Processing Engine FSCR. */
 
 #define	SPR_HSRR0		0x13a
 #define	SPR_HSRR1		0x13b
@@ -245,7 +244,7 @@
 #define	SPR_LPID		0x13f	/* Logical Partitioning Control */
 
 #define	SPR_PTCR		0x1d0	/* Partition Table Control Register */
-#define	SPR_IBAT0U		0x210	/* .68 Instruction BAT Reg 0 Upper */
+#define	SPR_SPEFSCR		0x200	/* ..8 Signal Processing Engine FSCR. */
 #define	SPR_IBAT0U		0x210	/* .6. Instruction BAT Reg 0 Upper */
 #define	SPR_IBAT0L		0x211	/* .6. Instruction BAT Reg 0 Lower */
 #define	SPR_IBAT1U		0x212	/* .6. Instruction BAT Reg 1 Upper */



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201808191903.w7JJ3hGg098661>