Date: Tue, 24 Nov 2015 10:58:04 -0800 From: Conrad Meyer <cem@FreeBSD.org> To: svn-src-head@freebsd.org Cc: src-committers@freebsd.org, svn-src-all@freebsd.org Subject: Re: svn commit: r291263 - head/sys/dev/ntb/ntb_hw Message-ID: <CAG6CVpUi-sqV4vR2Zav5TFuz_nCAtzk9nNtpMVXMo4q7oMqPqA@mail.gmail.com> In-Reply-To: <201511241851.tAOIpHRK066859@repo.freebsd.org> References: <201511241851.tAOIpHRK066859@repo.freebsd.org>
next in thread | previous in thread | raw e-mail | index | archive | help
On Tue, Nov 24, 2015 at 10:51 AM, Conrad E. Meyer <cem@freebsd.org> wrote: > Author: cem > Date: Tue Nov 24 18:51:17 2015 > New Revision: 291263 > URL: https://svnweb.freebsd.org/changeset/base/291263 > > Log: > ntb: Add MW tunable for MMR Xeon errata workaround > > Adds a new tunable, ntb.hw.b2b_mw_idx, which specifies the offset (from the > total number of memory windows) to use for register access on hardware with > the SDOORBELL_LOCKUP errata. The default is -1, i.e., the last memory > window. Ah, and I forgot to add: Non-negative 'b2b_mw_idx' values index the memory windows in the usual order (0 is the first window, 1 is the second, etc). Best, Conrad
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?CAG6CVpUi-sqV4vR2Zav5TFuz_nCAtzk9nNtpMVXMo4q7oMqPqA>