Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 30 Sep 2010 08:53:08 -0700
From:      Julian Elischer <julian@freebsd.org>
To:        freebsd-arch@freebsd.org
Subject:   Re: Porting effort towards TILERA massive multicore CPUs...?
Message-ID:  <4CA4B264.4000601@freebsd.org>
In-Reply-To: <alpine.BSF.2.00.1009301103540.12886@fledge.watson.org>
References:  <DAF6D540-3311-4F75-8E24-A5BCBDBC7AE0@bluewin.ch> <alpine.BSF.2.00.1009301103540.12886@fledge.watson.org>

next in thread | previous in thread | raw e-mail | index | archive | help
  On 9/30/10 3:05 AM, Robert Watson wrote:
>
> On Sun, 26 Sep 2010, Paketix wrote:
>
>> there is a rather new processor from TILERA (100 core chip) which is
>> most certainly already known here at FreeBSD mailing list.
>
> Theory has it I'll be getting access to Intel SCC 48/96-core 
> hardware here at Cambridge in the moderately near future, and I've 
> been pondering what would be involved.  Their model involves 48+ x86 
> cores without cache coherency, so you need separate OS instances for 
> each.  However, the cores are linked by fifo-like memory that we'll 
> need to figure out what to do with.  I assume Tilera has some 
> similar sort of message-passing feature?
>
> Robert
>
hmm echoes of 'transputer'?    I believe there is an occam compiler 
that runs on FreeBSD.







Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?4CA4B264.4000601>