Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 19 Aug 2003 13:17:44 +0900
From:      Hidetoshi Shimokawa <simokawa@sat.t.u-tokyo.ac.jp>
To:        Stefan Bethke <stb@lassitu.de>
Cc:        freebsd-firewire@freebsd.org
Subject:   Re: if_few borked?
Message-ID:  <ybsada6jn6f.wl@ett.sat.t.u-tokyo.ac.jp>
In-Reply-To: <2147483647.1061227789@[10.0.1.3]>
References:  <2147483647.1061227789@10.0.1.3>

next in thread | previous in thread | raw e-mail | index | archive | help
It looks like there is no cycle master on the bus.
Theoretically, there is no need for cycle master for asynchronous
packets but I observed that VIA chip can't send any packet without it.


At Mon, 18 Aug 2003 17:29:49 +0200,
Stefan Bethke wrote:

> fwohci0: Initiate bus reset
> fwohci0: BUS reset
> fwohci0: node_id=0x8800ffc0, gen=1, non CYCLEMASTER mode

This node is not the cyclemaster. How about the other box?

> firewire0: split transaction timeout dst=0xffc1 tl=0x1 state=2
> firewire0: bus manager election failed
> fw_xfer_free FWXF_START
> firewire0: split transaction timeout dst=0xffc1 tl=0x2 state=2
> node1: resp=60 addr=0x400
> fw_xfer_free FWXF_START
> probe failed for 1 node

This means that VIA OHCI chip hasn't sent out the packet yet.

> # fwcontrol -u 0
> 1 devices (info_len=1)
> node       EUI64       status
>    0  000000301b27f787      0
> 
> # fwcontrol -t
> crc_len: 4 generation:1 node_count:2 sid_count:2
> id link gap_cnt speed delay cIRM power port0 port1 port2 ini more
> 00    1      63  S400     0    1   15W     P     -     -   1    0
> 01    1      63  S400     0    1   15W     -     C     -   0    0
.. 
> (The second box is on 204.152.65.250.)

Can you give me the both output of the two boxes?


/\ Hidetoshi Shimokawa
\/  simokawa@sat.t.u-tokyo.ac.jp
PGP public key: http://www.sat.t.u-tokyo.ac.jp/~simokawa/pgp.html



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?ybsada6jn6f.wl>